Abstract: Provided herein may be a memory device, a memory system having the memory device, and a method of operating the memory device. The memory device may include a memory cell array configured to store data, a peripheral circuit configured to perform a program operation on the memory cell array, and a control logic configured to perform the program operation by controlling the peripheral circuit and to perform a status check operation after the program operation. Here, the control logic may be configured to, based on a determination that the status check operation has passed, perform a number-of-program pulses comparison operation by comparing a number of program pulses used in the program operation to a first preset range.

Abstract: A memory system includes a memory device including a first memory region of higher density storage and a second memory region of lower density storage; and a controller configured to control the memory device to sequentially perform a backup program operation to the second memory region and perform coarse program and fine program operations to the first memory region for each of data chunks, wherein the controller controls, for at least two among the data chunks, the memory device to first perform the coarse program and then perform the fine program operation, and wherein the controller controls the memory device to perform the backup program operation without a program verify process.

Abstract: Provided herein may be a memory controller and a method of operating the same. The memory controller may include a read operation controller configured to provide a read command to a memory device and receive read data corresponding to the read command, a read fail determiner configured to determine, based on the read data, whether a read operation has passed or failed, and to generate read information including a result of the read operation and information about performance of the read operation and a read fail processor configured to select, based on the read information, one of a read retry operation, among a plurality of read retry operations, to be performed on the selected page and an operation of setting a control time for a bit line coupled to the selected page, and to control the memory device to perform the selected operation.

Abstract: A memory controller controls a memory device including a register for storing a plurality of parameters. The memory controller includes: a register information storage configured to store the plurality of parameters as setting parameters, a register controller configured to provide the memory device with a parameter change command for requesting a selected parameter to be changed to a set value, and acquire, from the memory device, Cyclic Redundancy Check (CRC) calculation information obtained by performing a CRC calculation on the plurality of parameters including the selected parameter, a CRC reference information generator configured to generate CRC reference information by performing a CRC calculation on the setting parameters including a setting parameter changed to the set value, and a CRC information comparator configured to determine whether an error is included in the plurality of parameters according to a comparison result between the CRC calculation information and the CRC reference information.

Abstract: In a memory device having improved reliability, the memory device includes: a memory cell array including memory cells; a program operation controller configured to perform a program operation on the memory cells to any one state among first to nth states; a voltage generator configured to generate operating voltages respectively corresponding to the first to nth states in the program operation; a verify operation controller configured to verify whether the program operation performed on selected memory cells to a kth state, has been completed, and count a number of over-programmed memory cells having a threshold voltage greater than a threshold voltage corresponding to the kth state among the selected memory cells; and an over-program manager configured to increase operating voltages corresponding to (k+1)th to nth states to be greater than default values according to the number of over-programmed memory cells.

Abstract: A memory controller controls a memory device including a plurality of memory blocks and a plurality of power modules respectively providing voltages to a plurality of word line groups, the memory controller comprising: a fail block detector detecting fail blocks on which an erase operation has failed among the plurality of memory blocks, and detecting fail word line groups among a plurality of word line groups included in each of the fail blocks; a fail block manager detecting, among the plurality of power modules, a defective power module providing the voltages to two or more fail word line groups each included in a different fail block among the fail blocks; and a power defect controller controlling the memory device such that the defective power module is changed to another power module among the plurality of power modules.

Abstract: In a memory device having improved reliability, the memory device includes: a memory device comprising: a memory cell array including memory cells; a program operation controller configured to perform a program operation on the memory cells to any one state among first to nth states; a voltage generator configured to generate operating voltages respectively corresponding to the first to nth states in the program operation; a verify operation controller configured to verify whether the program operation performed on selected memory cells to a kth state, has been completed, and count a number of over-programmed memory cells having a threshold voltage greater than a threshold voltage corresponding to the kth state among the selected memory cells; and an over-program manager configured to increase operating voltages corresponding to (k+1)th to nth states to be greater than default values according to the number of over-programmed memory cells.

Abstract: In a memory controller for controlling a memory device including a memory block coupled to a plurality of word lines, the memory block including a plurality of memory cells respectively coupled to the plurality of word lines, the memory controller comprising: an operating time calculator configured to calculate program operating times taken to perform a program operation on the memory cells respectively coupled to the plurality of word lines; and an operating voltage determiner configured to determine an erase voltage to be used to erase a memory block by comparing a first program operating time, among the program operating times calculated by the operating time calculator, with the other program operating times, except the first program operating time, among the program operating times.

Abstract: According to an exemplary embodiment of the present invention, a manufacturing method of a grain-oriented electrical steel sheet, includes: preparing a slab; heating the slab; forming a hot-rolled sheet by hot-rolling the slab; performing hot-rolled sheet annealing on the hot-rolled sheet; forming a cold-rolled sheet by cold-rolling the hot-rolled sheet that has been completely subjected to the hot-rolled sheet annealing; performing first recrystallization annealing on the cold-rolled sheet; and performing second recrystallization annealing on the cold-rolled sheet that has been completely subjected to the first recrystallization annealing, wherein the hot-rolled sheet undergoes a first heating step, a second heating step, and a soaking step, and a temperature rise rate t1 of the first heating step and a temperature rise rate t2 of the second heating step satisfy Formula 1.

Abstract: The present disclosure relates to an electronic device. A storage device includes a memory device configured to include a plurality of memory cells and a memory controller configured to determine a read voltage for a read operation to be performed on the memory device according to whether the read operation is a cache read operation.

Abstract: Provided herein may be a memory device, a memory system having the memory device, and a method of operating the memory device. The memory device may include a memory cell array configured to store data, a peripheral circuit configured to perform a program operation on the memory cell array, and a control logic configured to perform the program operation by controlling the peripheral circuit and to perform a status check operation after the program operation. Here, the control logic may be configured to, based on a determination that the status check operation has passed, perform a number-of-program pulses comparison operation by comparing a number of program pulses used in the program operation to a first preset range.

Abstract: In an electric handheld hair trimmer and method of operating the same, at least one of a first blade and a second blade of a blade assembly is operatively connected to a motor for driven movement in a working direction. An actuator is movable relative to the housing and operatively connected to at least one of the first blade and the second blade. The actuator is operable independent of the motor to move the at least one of the first blade and the second blade in one of: a) the working direction, b) a direction other than the working direction and to an extent that the first and second blades are rendered inoperable for trimming hair, c) a direction in which the first and second blades are separated from each other, and d) combinations thereof.

Abstract: In a hair styling apparatus a heating assembly is operable to apply heat to hair. First and second arms are hingedly connected for selective movement relative to each other between an opened configuration and a closed configuration of the hair styling apparatus. The heating assembly includes a hair contact heating surface disposed on at least one of the first and second arms. An actuator is operatively connected to both an operating switch and a lock, with the actuator being moveable between a first position in which, concurrently, the switch is moved to the on position and the lock is moved to the unlocked position and a second position in which, concurrently, the switch is moved to the off position and the lock is moved to the locked position.