Patents by Inventor Seung Woo Jin
Seung Woo Jin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7678653Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: GrantFiled: February 16, 2009Date of Patent: March 16, 2010Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Publication number: 20100041196Abstract: A transistor having a recess gate structure and a method for fabricating the same. The transistor includes a gate insulating layer formed on the inner walls of first trenches formed in a semiconductor substrate; a gate conductive layer formed on the gate insulating layer for partially filling the first trenches; gate electrodes formed on the gate conductive layer for completely filling the first trenches, and surrounded by the gate conductive layer; channel regions formed in the semiconductor substrate along the first trenches; and source/drain regions formed in a shallow portion of the semiconductor substrate.Type: ApplicationFiled: October 22, 2009Publication date: February 18, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7576339Abstract: An ion implantation apparatus includes an ion beam source for generating an ion beam; an implantation energy controller disposed on a path of the ion beam for controlling the ion implantation energy of the ion beam so that an ion beam having a first implantation energy is created for a first period of time and an ion beam having a second implantation energy is created for a second period of time; a beam line for accelerating the ion beam; and an end station for mounting a substrate, into which the ion beam accelerated by the beam line is implanted onto the substrate.Type: GrantFiled: June 2, 2006Date of Patent: August 18, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Jung, Yong Soo Jung
-
Publication number: 20090173996Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: ApplicationFiled: February 16, 2009Publication date: July 9, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Publication number: 20090170265Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: ApplicationFiled: February 16, 2009Publication date: July 2, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7554106Abstract: An ion implantation apparatus comprises an ion beam source for generating an initial ion beam, a bundled ion beam generator adapted to change the initial ion beam into a bundled ion beam based on a predetermined frequency to pass the bundled ion beam for a first time while passing the initial ion beam for a second time, a beam line for accelerating the ion beam having passed through the ion beam generator, and an end station for arranging a wafer therein to allow the ion beam accelerated by the beam line to be implanted in the wafer, the end station operating to move the wafer in a direction perpendicular to an ion beam implantation direction, so as to implant the bundled ion beam in a first region of the wafer and the initial ion beam in a second region of the wafer.Type: GrantFiled: June 1, 2006Date of Patent: June 30, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7511337Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: GrantFiled: August 10, 2006Date of Patent: March 31, 2009Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7488959Abstract: Disclosed herein is an apparatus and method for partial ion implantation. The apparatus includes a wafer support, an ion beam irradiator capable of generating and irradiating an ion beam entering the wafer, and an ion beam exposure adjustor to adjust exposure of the wafer with respect to the ion beam according to regions of the wafer by setting an exposure opening via combination of ion beam shields for blocking the ion beam with respect to the wafer. The exposure opening enables the wafer to be partially exposed to the ion beam irradiated therethrough. With this apparatus, effective partial ion implantation can be performed to compensate variation of a threshold voltage Vt in a channel of a transistor, thereby providing more uniform characteristics of the transistor.Type: GrantFiled: June 9, 2006Date of Patent: February 10, 2009Assignee: Hynix Semiconductor Inc.Inventors: Yong Soo Jung, Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Patent number: 7470593Abstract: Disclosed is a method for manufacturing a cell transistor of a semiconductor memory device.Type: GrantFiled: June 10, 2005Date of Patent: December 30, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Young Lee
-
Publication number: 20080299784Abstract: A thermal treatment apparatus and method for processing a wafer are provided. The thermal treatment apparatus includes a process chamber for thermally treating the wafer, a heating unit for heating the wafer in the process chamber, and a gas supply unit for supplying a gas and controlling a gas pressure differently by sections of the wafer. The heating unit is provided in at least one of the upper side and the lower side of the process chamber. The heating unit includes a plurality of heater blocks capable of controlling a temperature for sections of the wafer.Type: ApplicationFiled: December 27, 2007Publication date: December 4, 2008Applicant: Hynix Semiconductor Inc.Inventors: Seung Woo JIN, Kyoung Bong Rouh
-
Publication number: 20080153275Abstract: A non-uniform ion implantation apparatus comprises a wide ion beam generator configured to generate a plurality of wide ion beams to irradiate at least two regions on the entire area of a wafer, and a wafer rotating device configured to rotate the wafer in a predetermined direction while the wide ion beams generated by the wide ion beam generator are irradiated to the wafer. Among the wide ion beams, at least one wide ion beam has a different dose from that of at least one different wide ion beam. Since the wide ion beams are irradiated at different doses to the wafer, a smooth circular border is formed between the regions to which the impurity ions are implanted to different concentrations. Since the position of the wafer is suitably changed for the wide ion beams, it is possible to control disposition of the regions implanted with the impurity ions of different concentrations.Type: ApplicationFiled: March 7, 2008Publication date: June 26, 2008Applicant: Hynix Semiconductor Inc.Inventors: Kyoung Bong ROUH, Seung Woo Jin, Min Yong Lee
-
Publication number: 20080128639Abstract: An ion implantation apparatus includes an ion beam source for generating an ion beam; an implantation energy controller disposed on a path of the ion beam for controlling the ion implantation energy of the ion beam so that an ion beam having a first implantation energy is created for a first period of time and an ion beam having a second implantation energy is created for a second period of time; a beam line for accelerating the ion beam; and an end station for mounting a substrate, into which the ion beam accelerated by the beam line is implanted onto the substrate.Type: ApplicationFiled: June 2, 2006Publication date: June 5, 2008Applicant: Hynix Semiconductor, Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Publication number: 20080128640Abstract: An ion implantation apparatus comprises an ion beam source for generating an initial ion beam, a bundled ion beam generator adapted to change the initial ion beam into a bundled ion beam based on a predetermined frequency to pass the bundled ion beam for a first time while passing the initial ion beam for a second time, a beam line for accelerating the ion beam having passed through the ion beam generator, and an end station for arranging a wafer therein to allow the ion beam accelerated by the beam line to be implanted in the wafer, the end station operating to move the wafer in a direction perpendicular to an ion beam implantation direction, so as to implant the bundled ion beam in a first region of the wafer and the initial ion beam in a second region of the wafer.Type: ApplicationFiled: June 1, 2006Publication date: June 5, 2008Applicant: Hynix Semiconductor, Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7365406Abstract: A non-uniform ion implantation apparatus comprises a wide ion beam generator configured to generate a plurality of wide ion beams to irradiate at least two regions on the entire area of a wafer, and a wafer rotating device configured to rotate the wafer in a predetermined direction while the wide ion beams generated by the wide ion beam generator are irradiated to the wafer. Among the wide ion beams, at least one wide ion beam has a different dose from that of at least one different wide ion beam. Since the wide ion beams are irradiated at different doses to the wafer, a smooth circular border is formed between the regions to which the impurity ions are implanted to different concentrations. Since the position of the wafer is suitably changed for the wide ion beams, it is possible to control disposition of the regions implanted with the impurity ions of different concentrations.Type: GrantFiled: December 16, 2005Date of Patent: April 29, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee
-
Patent number: 7351627Abstract: Disclosed herein is a method of manufacturing a semiconductor device via gate-through ion implantation, comprising forming a gate stack on a semiconductor substrate and performing ion implantation for control of the threshold voltage and junction ion implantation for formation of source/drain regions, on the entire surface of the semiconductor substrate having the gate stack formed thereon. In accordance with the present invention, since ion implantation is carried out after formation of the gate stack involving a thermal process, there are no changes in concentrations of implanted dopants due to heat treatment upon formation of the gate stack.Type: GrantFiled: November 10, 2005Date of Patent: April 1, 2008Assignee: Hynix Semiconductor Inc.Inventors: Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Patent number: 7279691Abstract: Disclosed are an ion implantation apparatus and a method for implanting ions by using the same. The ion implanter for implanting ions into a wafer, includes: a first quadrupole magnet assembly for focusing an ion beam transmitted from an ion beam source; a scanner for deflecting the transmitted ion beam in the directions of an X-axis and an Y-axis; a second quadrupole magnet assembly for converging and diverging the ion beam passing through the scanner in the directions of the X- and Y-axes; and a beam parallelizer for rotating the ion beam in synchronization with the second quadrupole magnet assembly, thereby implanting the ion beam into the wafer.Type: GrantFiled: December 30, 2004Date of Patent: October 9, 2007Assignee: Hynix Semiconductor Inc.Inventors: Kyoung-Bong Rouh, Seung-Woo Jin, Min-Yong Lee
-
Publication number: 20070187620Abstract: Disclosed herein is an apparatus and method for partial ion implantation. The apparatus includes a wafer support, an ion beam irradiator capable of generating and irradiating an ion beam entering the wafer, and an ion beam exposure adjustor to adjust exposure of the wafer with respect to the ion beam according to regions of the wafer by setting an exposure opening via combination of ion beam shields for blocking the ion beam with respect to the wafer. The exposure opening enables the wafer to be partially exposed to the ion beam irradiated therethrough. With this apparatus, effective partial ion implantation can be performed to compensate variation of a threshold voltage Vt in a channel of a transistor, thereby providing more uniform characteristics of the transistor.Type: ApplicationFiled: June 9, 2006Publication date: August 16, 2007Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Yong Soo Jung, Seung Woo Jin, Min Yong Lee, Kyoung Bong Rouh
-
Publication number: 20070152267Abstract: A semiconductor device having recess gates and a method for fabricating the same. The semiconductor device includes a semiconductor substrate having inverse triangular recesses formed therein; a gate insulating film having a designated thickness formed on the semiconductor substrate; gate electrodes formed on the gate insulating film so that the gate electrodes fill the inverse triangular recesses and protrude from the surface of the semiconductor substrate; and first and second junction regions formed in the semiconductor substrate and opposed to each other so that the corresponding one of the gate electrodes is interposed therebetween.Type: ApplicationFiled: August 10, 2006Publication date: July 5, 2007Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Yong Lee, Yong Soo Jung
-
Patent number: 7208419Abstract: The present invention relates to a method for fabricating a semiconductor device. The method comprises the steps of: forming a gate line on a semiconductor substrate; forming a buffer layer and a spacer nitride film on the entire surface of the substrate including the gate line; selectively etching the buffer layer and the spacer nitride film in such a manner that they remain on both sides of the gate line; performing an ion implantation process using the remaining buffer layer and spacer nitride film as a barrier film to form junction regions in the semiconductor substrate at both sides of the gate line; forming an interlayer insulating film on the entire upper portion of the resulting substrate; selectively removing the interlayer insulating film to form contact holes exposing the upper surface of the junction regions; and forming contact plugs in the contact holes.Type: GrantFiled: December 17, 2003Date of Patent: April 24, 2007Assignee: Hynix Semiconductor Inc.Inventors: Seung Woo Jin, Bong Soo Kim, Ho Jin Cho
-
Patent number: 7186647Abstract: The present invention relates to a method for fabricating a semiconductor device with a landing plug contact structure. The method includes the steps of: forming a plurality of gate structures on a substrate; sequentially forming a first spacer and a second spacer on sidewalls of each gate structure; forming a plurality of landing plug contacts in a predetermined regions created between the gate structures; and forming a passivation layer on a resulting substrate structure including the first and the second spacers, the landing plug contacts and the gate structures. Particularly, the passivation layer which serves to prevent hydrogen ions from diffusing into a channel region is obtained by doping an N-type dopant capable of capturing hydrogen ions. The passivation layer is also obtained by forming a nitride layer capable of preventing the diffusion of hydrogen ions.Type: GrantFiled: October 21, 2004Date of Patent: March 6, 2007Assignee: Hynix Semiconductor Inc.Inventor: Seung-Woo Jin