Patents by Inventor Shafiq M. Jamal
Shafiq M. Jamal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8089304Abstract: Frequency division methods and circuits are provided for producing an output clock signal with a frequency related to the frequency of an input clock signal by a predetermined factor. The method and circuit rely on the input clock signal and on feedback from the output signal to produce an intermediate signal. The frequency of the intermediate signal is divided to produce the output clock signal. The method and circuit may be implemented using few circuit components. In an exemplary embodiment, the method and circuit may be used to produce an output clock signal with a frequency that is two-and-a-half times lower than the frequency of the input clock signal.Type: GrantFiled: November 5, 2009Date of Patent: January 3, 2012Assignee: Marvell International Ltd.Inventor: Shafiq M. Jamal
-
Publication number: 20110204724Abstract: An apparatus includes a first switch coupled to a first voltage reference and a second switch coupled to a second voltage reference. A third switch is coupled to a first terminal of a first capacitor and a first terminal of a second capacitor. A fourth switch is coupled to a second terminal of the first capacitor and the first terminal of the second capacitor. A fifth switch is coupled to the second terminal of the first capacitor and a first terminal of a third capacitor. A sixth switch is coupled to the first terminal of the first capacitor and the first terminal of the third capacitor. The first switch, the second switch, the third switch, the fourth switch, the fifth switch, and the sixth switch are controlled to maintain a first voltage level at a first output and a second voltage level at a second output.Type: ApplicationFiled: February 14, 2011Publication date: August 25, 2011Inventors: Ashutosh Verma, Shafiq M. Jamal, Thomas B. Cho, Sehat Sutardja
-
Patent number: 7944277Abstract: In one embodiment, the present invention includes a circuit for suppressing noise with adaptive charge-pump regulation. The circuit comprises an oscillator circuit, a charge pump, an amplifier, a current mirror, and a filter. The charge-pump receives an oscillating signal and provides an output voltage. The amplifier is responsive to the output voltage and a reference voltage and provides a control signal. The control signal alters a frequency of the oscillator and the output voltage is responsive to this frequency. The current mirror and filter suppress a noise component of the output voltage. The current mirror provides a supply current to a regulator loop. The regulator loop is operable to generate a consistent regulator voltage. In this manner, the adaptive charge-pump allows for a more consistent, noise free, regulator voltage.Type: GrantFiled: December 19, 2008Date of Patent: May 17, 2011Assignee: Marvell International Ltd.Inventors: Dennis Sinitsky, Shafiq M. Jamal
-
Patent number: 7705635Abstract: In a circuit to convert a first logic signal having a first range to a second logic signal having a second range, a first metal oxide semiconductor (MOS) transistor selectively couples an output node to a first reference voltage when the output node is to be in a first state. A source-follower circuit includes a current source and a source follower output, and the source follower output is coupled to the output node. A second MOS transistor selectively couples the source-follower circuit to a second reference voltage when the output node is to be in the second state.Type: GrantFiled: August 9, 2007Date of Patent: April 27, 2010Assignee: Marvell International Ltd.Inventors: Francesco Rezzi, Nicola Ghittori, Giovanni Antonio Cesura, Shafiq M. Jamal
-
Patent number: 7635999Abstract: Frequency division methods and circuits are provided for producing an output clock signal with a frequency related to the frequency of an input clock signal by a predetermined factor. The method and circuit rely on the input clock signal and on feedback from the output signal to produce an intermediate signal. The frequency of the intermediate signal is divided to produce the output clock signal. The method and circuit may be implemented using few circuit components. In an exemplary embodiment, the method and circuit may be used to produce an output clock signal with a frequency that is two-and-a-half times lower than the frequency of the input clock signal.Type: GrantFiled: July 23, 2008Date of Patent: December 22, 2009Assignee: Marvell International Ltd.Inventor: Shafiq M Jamal
-
Patent number: 7629909Abstract: In a circuit to convert a voltage range of a control signal, a first switch selectively couples, based on the control signal, an output node to a first reference voltage when the output node is to be in a first state. A second switch selectively establishes, based on the control signal, a second reference voltage when the output node is to be in a second state, the second state being a logical complement of the first state. A feedback control loop is coupled to the output node to maintain the second reference voltage in response to voltage fluctuation at the output node. The feedback control loop includes a current mirror and a transistor coupled to the current mirror. The transistor is controlled by feedback from the output node to modify a biasing current established by the current mirror to thereby counteract the voltage fluctuation.Type: GrantFiled: August 9, 2007Date of Patent: December 8, 2009Assignee: Marvell International Ltd.Inventors: Francesco Rezzi, Nicola Ghittori, Giovanni Antonio Cesura, Shafiq M. Jamal
-
Patent number: 7609186Abstract: In a circuit to convert a first logic signal having a first range to a second logic signal having a second range, a first transistor selectively couples an output node to a first reference voltage when the output node is to be in a first state. A second transistor selectively discharges the output node toward a second reference voltage via a resistor when the output node is to transition from the first state to a second state, the second state being a logical complement of the first state. A source-follower circuit has a source follower output coupled to the output node and has a dynamic current source, the dynamic current source having a control input coupled to the resistor. A third transistor selectively couples the source follower output to the dynamic current source when the output node is to be in the second state.Type: GrantFiled: August 9, 2007Date of Patent: October 27, 2009Assignee: Marvell International Ltd.Inventors: Francesco Rezzi, Nicola Ghittori, Giovanni Antonio Cesura, Shafiq M. Jamal
-
Patent number: 7605608Abstract: In a circuit to convert a first logic signal having a first range to a second logic signal having a second range, a first metal oxide semiconductor (MOS) transistor selectively couples an output node to a first reference voltage when the output node is to be in a first state. A second MOS transistor selectively discharges the output node toward a second reference voltage when the output node is to transition from the first state to a second state, the second state a logical complement of the first state. An output of a source-follower circuit, having a current source, is coupled to the output node. A third MOS transistor selectively couples the current source of the source-follower circuit to the second reference voltage when the output node is to be in the second state.Type: GrantFiled: August 9, 2007Date of Patent: October 20, 2009Assignee: Marvell International Ltd.Inventors: Francesco Rezzi, Nicola Ghittori, Giovanni Antonio Cesura, Shafiq M. Jamal
-
Patent number: 7595745Abstract: In a circuit to convert a first logic signal having a first range to a second logic signal having a second range, a switch selectively couples an output node to a first reference voltage when the output node is to be in a first state based on the control signal. A source-follower circuit having a current source establishes a second reference voltage. A logic circuit coupled to the switch and the source-follower circuit and having a logic gate selectively discharges, in accordance with the control signal, the output node to the second reference voltage when the output node is to transition from the first state to a second state.Type: GrantFiled: August 9, 2007Date of Patent: September 29, 2009Assignee: Marvell International Ltd.Inventors: Francesco Rezzi, Nicola Ghittori, Giovanni Antonio Cesura, Shafiq M. Jamal
-
Patent number: 7511649Abstract: In a circuit to convert a first logic signal having a first range to a second logic signal having a second range, a first metal oxide semiconductor (MOS) transistor selectively couples an output node to a first reference voltage when the output node is to be in a first state. A second MOS transistor has a source coupled to the output node and a gate coupled to a bias voltage. A current source circuit selectively biases the second MOS transistor to act as part of a source-follower circuit when the output node is to be in a second state. Additionally, a memory circuit has an input coupled to the output node, and an output. The memory circuit is configured to temporarily store a Boolean value of the output node when the output node transitions from the first state to the second state. Further, a discharging circuit is coupled to the output node and a second reference voltage.Type: GrantFiled: August 28, 2007Date of Patent: March 31, 2009Assignee: Marvell International Ltd.Inventors: Francesco Rezzi, Nicola Ghittori, Giovanni Antonio Cesura, Shafiq M. Jamal, Stefano Marchesi
-
Patent number: 7504892Abstract: A charge-pump includes a first charge-pump sub-circuit having a control terminal that communicates with a first bias voltage line. A first charge-pump mirror sub-circuit regulates current on the control terminal. A first capacitance and a first ripple reducing sub-circuit communicate with the first bias voltage line. A second charge-pump sub-circuit and a second charge-pump mirror sub-circuit communicate with a second bias voltage line. A second capacitance and a second ripple reducing sub-circuit communicate with the second bias voltage line. An output communicates with the first and second charge-pump sub-circuits.Type: GrantFiled: June 1, 2007Date of Patent: March 17, 2009Assignee: Marvell International Ltd.Inventors: Alessandro Pesucci, Shafiq M. Jamal
-
Patent number: 7417474Abstract: Frequency division methods and circuits are provided for producing an output clock signal with a frequency related to the frequency of an input clock signal by a predetermined factor. The method and circuit rely on the input clock signal and on feedback from the output signal to produce an intermediate signal. The frequency of the intermediate signal is divided to produce the output clock signal. The method and circuit may be implemented using few circuit components. In an exemplary embodiment, the method and circuit may be used to produce an output clock signal with a frequency that is two-and-a-half times lower than the frequency of the input clock signal.Type: GrantFiled: December 23, 2005Date of Patent: August 26, 2008Assignee: Marvell International Ltd.Inventor: Shafiq M Jamal
-
Patent number: 7068094Abstract: Systems, methods and apparatus relating to electronic circuits and signal processing are provided. In one aspect, a circuit is provided that includes a charge-pump operable to supply an output voltage, and a current mirror in communication with the charge-pump. The current mirror is responsive to the output voltage of the charge pump, and is operable to output a relatively constant current and suppress noise from the output voltage.Type: GrantFiled: March 16, 2004Date of Patent: June 27, 2006Assignee: Marvell International Ltd.Inventors: Shafiq M. Jamal, Pierte Roo