Patents by Inventor Sherman Lee
Sherman Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080267155Abstract: A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other wireless device and includes a WLAN interface, a transcoder, and a switch box. The WLAN interface wirelessly communicates with at least one wireless device to receive inbound packetized audio data from the at least one wireless device and to transmit outbound packetized audio data to the at least one wireless device. The transcoder receives the inbound packetized audio data and converts the inbound packetized audio data to inbound Pulse Code Modulated (PCM) WLAN audio data. The WLAN interface also receives outbound PCM WLAN audio data and converts the outbound PCM WLAN audio data to the outbound packetized audio data. The switch box operably couples between the transcoder and a PCM bus, to which an audio COder/DECoder (CODEC) couples. A speaker and a microphone coupled to the audio CODEC.Type: ApplicationFiled: July 11, 2008Publication date: October 30, 2008Applicant: BROADCOM CORPORATIONInventors: Charles Aragones, Sherman Lee, Vivian Chou
-
Publication number: 20080228993Abstract: A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.Type: ApplicationFiled: June 2, 2008Publication date: September 18, 2008Applicant: Broadcom CorporationInventors: John H. Lin, Sherman Lee, Vivian Y. Chou
-
Patent number: 7411934Abstract: A wireless local area network (WLAN) transceiving integrated circuit includes a WLAN interface, an input buffer, an input buffer controller, and a processor. The WLAN transceiving integrated circuit may also include an output buffer, an output buffer controller, a transcoder, and/or an audio Coder-Decoder (CODEC). The WLAN transceiving integrated circuit is installed in a WLAN device that services voice communications. The input buffer receives packetized audio data from the WLAN interface. When the input buffer satisfies a buffer vacancy threshold, the processor and the input buffer controller cooperatively operate to fill at least a portion of the input buffer with packetized audio data. The processor copies packetized audio data from the input buffer and fills the input buffer with the copied packetized audio data to maintain an audio pattern in the input buffer. The input buffer controller fills the input buffer when the processor is available and after copying/filling is no longer effective.Type: GrantFiled: November 13, 2002Date of Patent: August 12, 2008Assignee: Broadcom CorporationInventors: Sherman Lee, Vivian Chou, Charles Aragones, John Lin
-
Patent number: 7403141Abstract: A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other WLAN device and includes a WLAN interface, a transcoder, and a switch box. The WLAN interface wirelessly communicates with at least one WLAN device to receive inbound packetized audio data from the at least one WLAN device and to transmit outbound packetized audio data to the at least one WLAN device. The transcoder receives the inbound packetized audio data and converts the inbound packetized audio data to inbound Pulse Code Modulated (PCM) WLAN audio data. The WLAN interface also receives outbound PCM WLAN audio data and converts the outbound PCM WLAN audio data to the outbound packetized audio data. The switch box operably couples between the transcoder and a PCM bus, to which an audio COder/DECoder (CODEC) couples. A speaker and a microphone coupled to the audio CODEC.Type: GrantFiled: November 8, 2002Date of Patent: July 22, 2008Assignee: Broadcom CorporationInventors: Charles Aragones, Sherman Lee, Vivian Chou
-
Patent number: 7389094Abstract: A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.Type: GrantFiled: April 30, 2007Date of Patent: June 17, 2008Assignee: Broadcom CorporationInventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Publication number: 20070291723Abstract: A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other WLAN device. The WLAN transceiving integrated circuit includes a WLAN interface, an input buffer, a transcoder, and a processor. The WLAN interface wirelessly communicates with the at least one WLAN device to receive packetized audio data from the at least one WLAN device. The input buffer operably couples to the WLAN interface and receives the packetized audio data from the WLAN interface. The transcoder converts the packetized audio data to Pulse Code Modulated (PCM) audio data and outputs the PCM audio data to a coupled audio COder/DECoder (CODEC) such that the PCM audio data is substantially temporally aligned with Radio Frequency (RF) slots of the WLAN interface.Type: ApplicationFiled: August 28, 2007Publication date: December 20, 2007Inventors: Vivian Chou, Charles Aragones, Sherman Lee
-
Patent number: 7277420Abstract: A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other WLAN device. The WLAN transceiving integrated circuit includes a WLAN interface, an input buffer, a transcoder, and a processor. The WLAN interface wirelessly communicates with the at least one WLAN device to receive packetized audio data from the at least one WLAN device. The input buffer operably couples to the WLAN interface and receives the packetized audio data from the WLAN interface. The transcoder operably couples to the input buffer and receives the packetized audio data from the input buffer. The transcoder converts the packetized audio data to Pulse Code Modulated (PCM) audio data and outputs the PCM audio data to a coupled audio COder/DECoder (CODEC). The processor operably couples to the WLAN interface, the input buffer, and the transcoder.Type: GrantFiled: November 13, 2002Date of Patent: October 2, 2007Assignee: Broadcom CorporationInventors: Vivian Chou, Charles Aragones, Sherman Lee
-
Publication number: 20070202827Abstract: A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.Type: ApplicationFiled: April 30, 2007Publication date: August 30, 2007Inventors: Sherman Lee, Vivian Chou, John Lin
-
Patent number: 7228392Abstract: A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.Type: GrantFiled: April 15, 2003Date of Patent: June 5, 2007Assignee: Broadcom CorporationInventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Patent number: 7167727Abstract: A wireless (radio) receiver receives RF signals carrying data synchronized with a first clock. The wireless receiver demodulates the RF signals to extract the data signals and the first clock signals. The wireless receiver uses the first clock signals as write signals to write the data signals in a first-in first-out memory device (FIFO). The data signals stored in the FIFO may be read out with read signals synchronized to a second clock. In one example, a host associated with the wireless receiver reads out data signals stored in the FIFO with read signals synchronized to the system clock of the host receiver. In another example, the wireless receiver includes a data processing circuit (e.g., including forward error correction, de-whitening, and cyclical redundancy check circuits) that reads out data signals stored in the FIFO with read signals synchronized to the system clock of the wireless receiver.Type: GrantFiled: September 30, 2003Date of Patent: January 23, 2007Assignee: Broadcom CorporationInventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Patent number: 7166292Abstract: A treated substrate with improved availability of a beneficial component for transfer to a target surface and methods for making the same are described. The substrate has a contacting surface with a beneficial component that is transferred from the contacting surface to a target surface during use of the article. The beneficial component is applied to the article in such a way as to “Top-Bias” the component on or near the contacting surface of the article.Type: GrantFiled: June 29, 2001Date of Patent: January 23, 2007Assignee: The Procter & Gamble CompanyInventors: Olaf Isele, Joseph Anthony Gatto, Thomas James Klofta, Matthew Gerald McNally, Julie Charlene Rule, James Anthony Staudigel, Kirsten Kae Stone, Sherman Lee Taylor, II
-
Publication number: 20060101164Abstract: A method and system for performing switch operations utilize non-architectural registers to store context information. Data in a first context register on a peripheral system is accessed (e.g., read or write) until a host computer provides a new index value to an index register on the peripheral system. A context switch occurs, and the context register associated with the new index value is accessed. In some embodiments a system that performs context switching includes a host computer, at least one peripheral system coupled to the host computer, an interface between the host computer and the peripheral system, and a register access circuit coupled to the host computer. The register access circuit is configured to access data in a first or a second register on the peripheral system if the first or a second index value, respectively, is provided by the host computer.Type: ApplicationFiled: December 20, 2005Publication date: May 11, 2006Inventors: Sherman Lee, Vivian Chou, John Lin
-
Publication number: 20050010745Abstract: A microprocessor memory architecture including a read-only memory (ROM) with programmed microcode and a random access memory (RAM) capable of storing microcode and one or more data bits used for the selection of corresponding ROM or RAM microcode for execution. A multiplexer receives input signals from both the ROM microcode and RAM microcode, and a control signal which is one or more RAM data bits is used to select from the RAM or ROM microcode inputs for further execution by the microprocessor.Type: ApplicationFiled: August 9, 2004Publication date: January 13, 2005Inventors: Sherman Lee, Vivian Chou, John Lin
-
Publication number: 20040209587Abstract: A wireless (radio) receiver receives RF signals carrying data synchronized with a first clock. The wireless receiver demodulates the RF signals to extract the data signals and the first clock signals. The wireless receiver uses the first clock signals as write signals to write the data signals in a first-in first-out memory device (FIFO). The data signals stored in the FIFO may be read out with read signals synchronized to a second clock. In one example, a host associated with the wireless receiver reads out data signals stored in the FIFO with read signals synchronized to the system clock of the host receiver. In another example, the wireless receiver includes a data processing circuit (e.g., including forward error correction, de-whitening, and cyclical redundancy check circuits) that reads out data signals stored in the FIFO with read signals synchronized to the system clock of the wireless receiver.Type: ApplicationFiled: September 30, 2003Publication date: October 21, 2004Applicant: Broadcom CorporationInventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Patent number: 6804772Abstract: A microprocessor memory architecture including a read-only memory (ROM) with programmed microcode and a random access memory (RAM) capable of storing microcode and one or more data bits used for the selection of corresponding ROM or RAM microcode for execution. A multiplexer receives input signals from both the ROM microcode and RAM microcode, and a control signal which is one or more RAM data bits is used to select from the RAM or ROM microcode inputs for further execution by the microprocessor.Type: GrantFiled: March 21, 2001Date of Patent: October 12, 2004Assignee: Broadcom CorporationInventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Patent number: 6650880Abstract: A wireless (radio) receiver receives RF signals carrying data synchronized with a first clock. The wireless receiver demodulates the RF signals to extract the data signals and the first clock signals. The wireless receiver uses the first clock signals as write signals to write the data signals in a first-in first-out memory device (FIFO). The data signals stored in the FIFO may be read out with read signals synchronized to a second clock. In one example, a host associated with the wireless receiver reads out data signals stored in the FIFO with read signals synchronized to the system clock of the host receiver. In another example, the wireless receiver includes a data processing circuit (e.g., including forward error correction, de-whitening, and cyclical redundancy check circuits) that reads out data signals stored in the FIFO with read signals synchronized to the system clock of the wireless receiver.Type: GrantFiled: June 12, 2000Date of Patent: November 18, 2003Assignee: Broadcom CorporationInventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Publication number: 20030194982Abstract: A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.Type: ApplicationFiled: April 15, 2003Publication date: October 16, 2003Inventors: Sherman Lee, Vivian Y. Chou, John H. Lin
-
Publication number: 20030152056Abstract: A wireless local area network (WLAN) transceiving integrated circuit includes a WLAN interface, an input buffer, an input buffer controller, and a processor. The WLAN transceiving integrated circuit may also include an output buffer, an output buffer controller, a transcoder, and/or an audio Coder-Decoder (CODEC). The WLAN transceiving integrated circuit is installed in a WLAN device that services voice communications. The input buffer receives packetized audio data from the WLAN interface. When the input buffer satisfies a buffer vacancy threshold, the processor and the input buffer controller cooperatively operate to fill at least a portion of the input buffer with packetized audio data. The processor copies packetized audio data from the input buffer and fills the input buffer with the copied packetized audio data to maintain an audio pattern in the input buffer. The input buffer controller fills the input buffer when the processor is available and after copying/filling is no longer effective.Type: ApplicationFiled: November 13, 2002Publication date: August 14, 2003Inventors: Sherman Lee, Vivian Chou, Charles Aragones, John Lin
-
Publication number: 20030152055Abstract: A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other WLAN device and includes a WLAN interface, a transcoder, and a switch box. The WLAN interface wirelessly communicates with at least one WLAN device to receive inbound packetized audio data from the at least one WLAN device and to transmit outbound packetized audio data to the at least one WLAN device. The transcoder receives the inbound packetized audio data and converts the inbound packetized audio data to inbound Pulse Code Modulated (PCM) WLAN audio data. The WLAN interface also receives outbound PCM WLAN audio data and converts the outbound PCM WLAN audio data to the outbound packetized audio data. The switch box operably couples between the transcoder and a PCM bus, to which an audio COder/DECoder (CODEC) couples. A speaker and a microphone coupled to the audio CODEC.Type: ApplicationFiled: November 8, 2002Publication date: August 14, 2003Inventors: Charles Aragones, Sherman Lee, Vivian Chou
-
Publication number: 20030152057Abstract: A wireless local area network (WLAN) transceiving integrated circuit services voice communications in a WLAN with at least one other WLAN device. The WLAN transceiving integrated circuit includes a WLAN interface, an input buffer, a transcoder, and a processor. The WLAN interface wirelessly communicates with the at least one WLAN device to receive packetized audio data from the at least one WLAN device. The input buffer operably couples to the WLAN interface and receives the packetized audio data from the WLAN interface. The transcoder operably couples to the input buffer and receives the packetized audio data from the input buffer. The transcoder converts the packetized audio data to Pulse Code Modulated (PCM) audio data and outputs the PCM audio data to a coupled audio COder/DECoder (CODEC). The processor operably couples to the WLAN interface, the input buffer, and the transcoder.Type: ApplicationFiled: November 13, 2002Publication date: August 14, 2003Inventors: Vivian Chou, Charles Aragones, Sherman Lee