Patents by Inventor Shibly S. Ahmed
Shibly S. Ahmed has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7041542Abstract: A method of forming a fin field effect transistor includes forming a fin and forming a source region adjacent a first end of the fin and a drain region adjacent a second end of the fin. The method further includes forming a dummy gate over the fin and forming a dielectric layer around the dummy gate. The method also includes removing the dummy gate to form a trench in the dielectric layer and forming a metal gate in the trench.Type: GrantFiled: January 12, 2004Date of Patent: May 9, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 7034361Abstract: A semiconductor device includes a fin, a source region formed adjacent the fin and having a height greater than that of the fin, and a drain region formed adjacent the a second side of the fin and having a height greater than that of the fin. A metal gate region is formed at a top surface and at least one side surface of the fin. A width of the source and drain region may be greater than that of the fin. The semiconductor device may exhibit a reduced series resistance and an improved transistor drive current.Type: GrantFiled: September 3, 2003Date of Patent: April 25, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Shibly S. Ahmed, Haihong Wang
-
Patent number: 7029959Abstract: A method of manufacturing a semiconductor device may include forming a fin structure on an insulator and depositing a gate material over the fin structure. The method may also include depositing an organic anti-reflective coating on the gate material and forming a gate mask on the organic anti-reflective coating. The organic anti-reflective coating around the gate mask may be removed, and the gate material around the gate mask may be removed to define a gate.Type: GrantFiled: May 6, 2003Date of Patent: April 18, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Chih-Yuh Yang, Shibly S. Ahmed, Srikanteswara Dakshina-Murhty, Cyrus E. Tabery, Bin Yu
-
Patent number: 7029958Abstract: A method for forming a metal-oxide semiconductor field-effect transistor (MOSFET) includes patterning a fin area, a source region, and a drain region on a substrate, forming a fin in the fin area, and forming a mask in the fin area. The method further includes etching the mask to expose a channel area of the MOSFET, etching the fin to thin a width of the fin in the channel area, forming a gate over the fin, and forming contacts to the gate, the source region, and the drain region.Type: GrantFiled: November 4, 2003Date of Patent: April 18, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Cyrus E. Tabery, Shibly S. Ahmed, Matthew S. Buynoski, Srikanteswara Dakshina-Murthy, Zoran Krivokapic, Haihong Wang, Chih-Yuh Yang, Bin Yu
-
Patent number: 6998301Abstract: A method for forming a tri-gate semiconductor device that includes a substrate and a dielectric layer formed on the substrate includes depositing a first dielectric layer on the dielectric layer and etching the first dielectric layer to form a structure. The method further includes depositing a second dielectric layer over the structure, depositing an amorphous silicon layer over the second dielectric layer, etching the amorphous silicon layer to form amorphous silicon spacers, where the amorphous silicon spacers are disposed on opposite sides of the structure, depositing a metal layer on at least an upper surface of each of the amorphous silicon spacers, annealing the metal layer to convert the amorphous silicon spacers to crystalline silicon fin structures, removing a portion of the second dielectric layer, depositing a gate material, and etching the gate material to form three gates.Type: GrantFiled: September 3, 2003Date of Patent: February 14, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Shibly S. Ahmed
-
Patent number: 6995438Abstract: A semiconductor device includes a substrate and an insulating layer formed on the substrate. A conductive fin may be formed on the insulating layer. Fully silicided source and drain regions may be formed adjacent to the fin. A metal gate may be formed over a portion of the fin via a damascene process.Type: GrantFiled: October 1, 2003Date of Patent: February 7, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6982464Abstract: A FinFET-type semiconductor device includes a fin structure on which a relatively thin amorphous silicon layer and then an undoped polysilicon layer is formed. The semiconductor device may be planarized using a chemical mechanical polishing (CMP) in which the amorphous silicon layer acts as a stop layer to prevent damage to the fin structure.Type: GrantFiled: October 29, 2004Date of Patent: January 3, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Krishnashree Achuthan, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6974983Abstract: A semiconductor device includes an N-channel device and a P-channel device. The N-channel device includes a first source region, a first drain region, a first fin structure, and a gate. The P-channel device includes a second source region, a second drain region, a second fin structure, and the gate. The second source region, the second drain region, and the second fin structure are separated from the first source region, the first drain region, and the first fin structure by a channel stop layer.Type: GrantFiled: February 2, 2004Date of Patent: December 13, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Wiley Eugene Hill, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6967175Abstract: A method of manufacturing a semiconductor device may include forming a fin on an insulator and forming a gate oxide on sides of the fin. The method may also include forming a gate structure over the fin and the gate oxide and forming a dielectric layer adjacent the gate structure. Material in the gate structure may be removed to define a gate recess. A width of a portion of the fin below the gate recess may be reduced, and a metal gate may be formed in the gate recess.Type: GrantFiled: December 4, 2003Date of Patent: November 22, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6960804Abstract: A double-semiconductor device includes a substrate, an insulating layer, a fin and a gate. The insulating layer is formed on the substrate and the fin is formed on the insulating layer. The fin has a number of side surfaces, a top surface and a bottom surface. The gate is formed on the insulating layer and surrounds the top surface, bottom surface and the side surfaces of the fin in the channel region of the semiconductor device. Surrounding the fin with gate material results in an increased total channel width and more flexible device adjustment margins.Type: GrantFiled: October 10, 2003Date of Patent: November 1, 2005Assignee: Hussman CorporationInventors: Chih-Yuh Yang, Shibly S. Ahmed, Judy Xilin An, Srikanteswara Dakshina-Murthy, Bin Yu
-
Patent number: 6958512Abstract: A non-volatile memory device includes a substrate, an insulating layer, a fin, a conductive structure and a control gate. The insulating layer may be formed on the substrate and the fin may be formed on the insulating layer. The conductive structure may be formed near a side of the fin and the control gate may be formed over the fin. The conductive structure may act as a floating gate electrode for the non-volatile memory device.Type: GrantFiled: February 3, 2004Date of Patent: October 25, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Yider Wu, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6936882Abstract: A semiconductor device includes a substrate and an insulating layer formed on the substrate. A first device may be formed on the insulating layer. The first device may include a first fin formed on the insulating layer, a first dielectric layer formed on the first fin, and a partially silicided gate formed over a portion of the first fin and the first dielectric layer. A second device also may be formed on the insulating layer. The second device may include a second fin formed on the insulating layer, a second dielectric layer formed on the second fin, and a fully silicided gate formed over a portion of the second fin and the second dielectric layer.Type: GrantFiled: July 8, 2003Date of Patent: August 30, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6914277Abstract: A semiconductor device includes an N-channel device and a P-channel device. The N-channel device includes a first source region, a first drain region, a first fin structure, and a gate. The P-channel device includes a second source region, a second drain region, a second fin structure, and the gate. The second source region, the second drain region, and the second fin structure are separated from the first source region, the first drain region, and the first fin structure by an insulating layer.Type: GrantFiled: October 1, 2003Date of Patent: July 5, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Wiley Eugene Hill, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6894337Abstract: A method facilitates the formation of a stacked fin structure for a semiconductor device that includes a substrate. The method includes forming one or more oxide layers on the substrate and forming one or more amorphous silicon layers interspersed with the one or more oxide layers. The method further includes etching the one or more oxide layers and the one or more amorphous silicon layers to form a stacked fin structure and performing a metal-induced crystallization operation to convert the one or more amorphous silicon layers to one or more crystalline silicon layers.Type: GrantFiled: February 2, 2004Date of Patent: May 17, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Haihong Wang, Shibly S. Ahmed, Bin Yu
-
Patent number: 6876042Abstract: A FinFET includes a fin formed on an insulating layer and a first gate material layer formed proximate to sides of the fin. The FinFET further includes a protective layer formed above the first gate material layer and the fin, and a second gate material layer formed above the protective layer and the fin. The second gate material layer may be formed into a gate for the fin that may be biased independently of gate(s) formed from the first gate material layer, thus providing additional design flexibility in controlling the potential in the fin during on/off switching of the FinFET.Type: GrantFiled: September 3, 2003Date of Patent: April 5, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Shibly S. Ahmed, Haihong Wang
-
Patent number: 6855607Abstract: A method of manufacturing a MOSFET type semiconductor device includes planarizing a gate material layer that is deposited over a channel. The planarization is performed in a multi-step process that includes an initial “rough” planarization and then a “fine” planarization. The slurry used for the finer planarization may include added material that tends to adhere to low areas of the gate material.Type: GrantFiled: June 12, 2003Date of Patent: February 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Krishnashree Achuthan, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6855989Abstract: A fin field effect transistor includes a fin, a source region, a drain region, a first gate electrode and a second gate electrode. The fin includes a channel. The source region is formed adjacent a first end of the fin and the drain region is formed adjacent a second end of the fin. The first gate electrode includes a first layer of metal material formed adjacent the fin. The second gate electrode includes a second layer of metal material formed adjacent the first layer. The first layer of metal material has a different work function than the second layer of metal material. The second layer of metal material selectively diffuses into the first layer of metal material via metal interdiffusion.Type: GrantFiled: October 1, 2003Date of Patent: February 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Haihong Wang, Shibly S. Ahmed, Ming-Ren Lin, Bin Yu
-
Patent number: 6833588Abstract: A double-gate semiconductor device includes a substrate, an insulating layer, a fin and a gate. The insulating layer is formed on the substrate and the gate is formed on the insulating layer. The fin has a number of side surfaces, a top surface and a bottom surface. The bottom surface and at least a portion of the side surfaces of the fin are surrounded by the gate. The gate material surrounding the fin has a U-shaped cross-section at a channel region of the semiconductor device.Type: GrantFiled: October 22, 2002Date of Patent: December 21, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Shibly S. Ahmed, Judy Xilin An, Srikanteswara Dakshina-Murthy, Zoran Krivokapic, Haihong Wang
-
Publication number: 20040253775Abstract: A method of manufacturing a MOSFET type semiconductor device includes planarizing a gate material layer that is deposited over a channel. The planarization is performed in a multi-step process that includes an initial “rough” planarization and then a “fine” planarization. The slurry used for the finer planarization may include added material that tends to adhere to low areas of the gate material.Type: ApplicationFiled: June 12, 2003Publication date: December 16, 2004Inventors: Krishnashree Achuthan, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6812119Abstract: A method of forming fins for a double-gate fin field effect transistor (FinFET) includes forming a second layer of semi-conducting material over a first layer of semi-conducting material and forming double caps in the second layer of semi-conducting material. The method further includes forming spacers adjacent sides of each of the double caps and forming double fins in the first layer of semi-conducting material beneath the double caps. The method also includes thinning the double fins to produce narrow double fins.Type: GrantFiled: July 8, 2003Date of Patent: November 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Ming-Ren Lin, Haihong Wang, Bin Yu