Patents by Inventor Shigeo Satoh
Shigeo Satoh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9012285Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: GrantFiled: February 12, 2013Date of Patent: April 21, 2015Assignee: Fujitsu Semiconductor LimitedInventors: Akihiro Usujima, Shigeo Satoh
-
Patent number: 8790978Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: GrantFiled: February 12, 2013Date of Patent: July 29, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Akihiro Usujima, Shigeo Satoh
-
Patent number: 8729610Abstract: A semiconductor device including a silicon substrate including a first region and a second region; a gate electrode above the first region and the second region; an insulation film extending from the gate electrode to the second region to cover part of the gate electrode and part of the second region; a source region and a drain region formed in the silicon substrate, silicide formed on the source region, on the drain region, and on the gate electrode; an interlayer insulation film formed above the gate electrode and the insulation film; a first electrically conductive via formed in the interlayer insulation film, a second electrically conductive via formed in the interlayer insulation, and a third electrically conductive via formed in the interlayer insulation and electrically connecting to the gate electrode; and at least one electrically conductive member formed on the insulation film in the interlayer insulation film.Type: GrantFiled: October 24, 2013Date of Patent: May 20, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Shigeo Satoh, Takae Sukegawa
-
Patent number: 8691654Abstract: A first insulating film is formed above a semiconductor substrate with a device isolation insulating film defining a device region, a gate electrode and source/drain region formed. The first insulating film is etched, leaving the first insulating film in a recess formed in an edge of the device isolation insulating film. A second insulating film applying a stress to the semiconductor substrate is formed after etching the first insulating film.Type: GrantFiled: April 19, 2011Date of Patent: April 8, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Shigeo Satoh, Kaina Suzuki
-
Publication number: 20140048858Abstract: A semiconductor device including a silicon substrate including a first region and a second region; a gate electrode above the first region and the second region; an insulation film extending from the gate electrode to the second region to cover part of the gate electrode and part of the second region; a source region and a drain region formed in the silicon substrate, silicide formed on the source region, on the drain region, and on the gate electrode; an interlayer insulation film formed above the gate electrode and the insulation film; a first electrically conductive via formed in the interlayer insulation film, a second electrically conductive via formed in the interlayer insulation, and a third electrically conductive via formed in the interlayer insulation and electrically connecting to the gate electrode; and at least one electrically conductive member formed on the insulation film in the interlayer insulation film.Type: ApplicationFiled: October 24, 2013Publication date: February 20, 2014Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shigeo Satoh, Takae Sukegawa
-
Patent number: 8637929Abstract: A disclosed MOS transistor has a drain region offset from a gate electrode structure, wherein the gate electrode structure includes at least a first gate electrode and a second gate electrode such that the second gate electrode is located at the drain side of the first gate electrode and the second gate electrode is isolated from the first gate electrode by an insulation film, and wherein the first and second gate electrodes are formed respectively on a first gate insulation film and a second gate insulation film having an increased thickness as compared with the first gate insulation film.Type: GrantFiled: October 11, 2011Date of Patent: January 28, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Shigeo Satoh, Takae Sukegawa
-
Patent number: 8609500Abstract: A semiconductor device production method includes: forming in a silicon substrate first and second region of first and second conductivity type in contact with each other; forming a gate electrode above the first and the second region; forming an insulation film covering part of the gate electrode and part of the second region; forming a source region and a drain region of the second conductivity type; forming interlayer insulation film covering the gate electrode and the insulation film; and forming in the interlayer insulation film first, second and third contact hole reaching the source region, the drain region, and the gate electrode, respectively, and at least one additional hole reaching the insulation film, and forming a conductive film in the first, the second, and the third contact hole and the additional hole to form first, second and third electrically conductive via and electrically conductive member.Type: GrantFiled: April 16, 2012Date of Patent: December 17, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Shigeo Satoh, Takae Sukegawa
-
Patent number: 8552506Abstract: A method of manufacturing a semiconductor device includes forming a first and a second isolation insulating film to define a first, a second, a third and a fourth region, forming a first insulating film, implanting a first impurity of a first conductivity type through the first insulating film into the first, the second and the fourth region at a first depth, forming a second insulating film thinner than the first insulating film, implanting a second impurity of a second conductivity type through the second insulating film into the third region at a second depth in the semiconductor substrate, implanting a third impurity of the second conductivity type into the third region at a third depth shallower than the second depth, forming a first transistor of the first conductivity type in the third region, and forming a second transistor of the second conductivity type in the fourth region.Type: GrantFiled: June 8, 2012Date of Patent: October 8, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Akihiro Usujima, Shigeo Satoh
-
Patent number: 8470656Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: GrantFiled: July 9, 2012Date of Patent: June 25, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Akihiro Usujima, Shigeo Satoh
-
Patent number: 8338919Abstract: A semiconductor device includes: a semiconductor substrate having a p-MOS region; an element isolation region formed in a surface portion of the semiconductor substrate and defining p-MOS active regions in the p-MOS region; a p-MOS gate electrode structure formed above the semiconductor substrate, traversing the p-MOS active region and defining a p-MOS channel region under the p-MOS gate electrode structure; a compressive stress film selectively formed above the p-MOS active region and covering the p-MOS gate electrode structure; and a stress released region selectively formed above the element isolation region in the p-MOS region and releasing stress in the compressive stress film, wherein a compressive stress along the gate length direction and a tensile stress along the gate width direction are exerted on the p-MOS channel region. The performance of the semiconductor device can be improved by controlling the stress separately for the active region and element isolation region.Type: GrantFiled: December 19, 2011Date of Patent: December 25, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Shigeo Satoh
-
Publication number: 20120319182Abstract: A semiconductor device production method includes: forming in a silicon substrate first and second region of first and second conductivity type in contact with each other; forming a gate electrode above the first and the second region; forming an insulation film covering part of the gate electrode and part of the second region; forming a source region and a drain region of the second conductivity type; forming interlayer insulation film covering the gate electrode and the insulation film; and forming in the interlayer insulation film first, second and third contact hole reaching the source region, the drain region, and the gate electrode, respectively, and at least one additional hole reaching the insulation film, and forming a conductive film in the first, the second, and the third contact hole and the additional hole to form first, second and third electrically conductive via and electrically conductive member.Type: ApplicationFiled: April 16, 2012Publication date: December 20, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shigeo Satoh, Takae Sukegawa
-
Publication number: 20120273853Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: ApplicationFiled: July 9, 2012Publication date: November 1, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Akihiro USUJIMA, Shigeo SATOH
-
Publication number: 20120273896Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: ApplicationFiled: July 9, 2012Publication date: November 1, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Akihiro USUJIMA, Shigeo SATOH
-
Publication number: 20120276710Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: ApplicationFiled: July 9, 2012Publication date: November 1, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Akihiro USUJIMA, Shigeo Satoh
-
Publication number: 20120241869Abstract: A method of manufacturing a semiconductor device includes forming a first and a second isolation insulating film to define a first, a second, a third and a fourth region, forming a first insulating film, implanting a first impurity of a first conductivity type through the first insulating film into the first, the second and the fourth region at a first depth, forming a second insulating film thinner than the first insulating film, implanting a second impurity of a second conductivity type through the second insulating film into the third region at a second depth in the semiconductor substrate, implanting a third impurity of the second conductivity type into the third region at a third depth shallower than the second depth, forming a first transistor of the first conductivity type in the third region, and forming a second transistor of the second conductivity type in the fourth region.Type: ApplicationFiled: June 8, 2012Publication date: September 27, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Akihiro USUJIMA, Shigeo SATOH
-
Patent number: 8237219Abstract: A semiconductor device includes a first transistor including a first source/drain region and a first sidewall spacer, and a second transistor including a second source/drain region and a second sidewall spacer, the first sidewall spacer has a first width and the second sidewall spacer has a second width wider than the first width, and the first source/drain region has a first area and the second source/drain region has a second area larger than the first area.Type: GrantFiled: September 8, 2010Date of Patent: August 7, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Akihiro Usujima, Shigeo Satoh
-
Patent number: 8216895Abstract: A method of manufacturing a semiconductor device includes forming a first and a second isolation insulating film to define a first, a second, a third and a fourth region, forming a first insulating film, implanting a first impurity of a first conductivity type through the first insulating film into the first, the second and the fourth region at a first depth, forming a second insulating film thinner than the first insulating film, implanting a second impurity of a second conductivity type through the second insulating film into the third region at a second depth in the semiconductor substrate, implanting a third impurity of the second conductivity type into the third region at a third depth shallower than the second depth, forming a first transistor of the first conductivity type in the third region, and forming a second transistor of the second conductivity type in the fourth region.Type: GrantFiled: July 9, 2010Date of Patent: July 10, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Akihiro Usujima, Shigeo Satoh
-
Publication number: 20120161230Abstract: A disclosed MOS transistor has a drain region offset from a gate electrode structure, wherein the gate electrode structure includes at least a first gate electrode and a second gate electrode such that the second gate electrode is located at the drain side of the first gate electrode and the second gate electrode is isolated from the first gate electrode by an insulation film, and wherein the first and second gate electrodes are formed respectively on a first gate insulation film and a second gate insulation film having an increased thickness as compared with the first gate insulation film.Type: ApplicationFiled: October 11, 2011Publication date: June 28, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shigeo Satoh, Takae Sukegawa
-
Publication number: 20120091534Abstract: A semiconductor device includes: a semiconductor substrate having a p-MOS region; an element isolation region formed in a surface portion of the semiconductor substrate and defining p-MOS active regions in the p-MOS region; a p-MOS gate electrode structure formed above the semiconductor substrate, traversing the p-MOS active region and defining a p-MOS channel region under the p-MOS gate electrode structure; a compressive stress film selectively formed above the p-MOS active region and covering the p-MOS gate electrode structure; and a stress released region selectively formed above the element isolation region in the p-MOS region and releasing stress in the compressive stress film, wherein a compressive stress along the gate length direction and a tensile stress along the gate width direction are exerted on the p-MOS channel region. The performance of the semiconductor device can be improved by controlling the stress separately for the active region and element isolation region.Type: ApplicationFiled: December 19, 2011Publication date: April 19, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Shigeo Satoh
-
Publication number: 20120038004Abstract: A first insulating film is formed above a semiconductor substrate with a device isolation insulating film defining a device region, a gate electrode and source/drain region formed. The first insulating film is etched, leaving the first insulating film in a recess formed in an edge of the device isolation insulating film. A second insulating film applying a stress to the semiconductor substrate is formed after etching the first insulating film.Type: ApplicationFiled: April 19, 2011Publication date: February 16, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shigeo Satoh, Kaina Suzuki