Patents by Inventor Shigetoshi Sugawa
Shigetoshi Sugawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8569805Abstract: A floating diffusion (331) is created substantially at center of the light-receiving surface of an embedded photodiode (31), with a gate electrode of a transfer transistor (32) surrounding the floating diffusion. The concentration (or depth) of impurities in a p+-type semiconductor region, n-type semiconductor region or p-well region is changed in an inclined form so that a potential gradient being inclined downwards from the circumference to the center is created when an appropriate bias voltage is applied to the pn junction. The photocharges produced by incident light are rapidly moved along the potential gradient toward the center. Even in the case where the photocharge storage time is short, the photocharges can be efficiently collected since the maximum moving distance from the circumference of the photodiode (31) to the floating diffusion (331). Thus, the photocharges produced by the photodiode (31) are efficiently utilized, whereby the detection sensitivity is improved.Type: GrantFiled: September 4, 2008Date of Patent: October 29, 2013Assignees: Tohoku University, Shimadu CorporationInventors: Shigetoshi Sugawa, Yasushi Kondo, Hideki Tominaga
-
Patent number: 8541731Abstract: A pixel output line is provided for each of the pixels two-dimensionally arrayed in a pixel area. The pixel output lines are extended to a memory area, and a memory unit is connected to each of those lines. The memory unit includes a writing-side transistor, a reading-side transistor and a plurality of memory sections for holding signals for 104 image frames. A photocharge storage operation is simultaneously performed at all the pixels, and the thereby produced signals are outputted to the pixel output lines. In the memory unit, with the writing-side transistor in the ON state, the sampling transistor of a different memory section is sequentially turned on for each exposure cycle so as to sequentially hold a signal in the capacitor of each memory section. After a burst imaging operation is completed, all the pixel signals are sequentially read. Unlike CCDs, the present device does not simultaneously drive all gate loads, so that it can be driven at high speeds with low power consumption.Type: GrantFiled: June 10, 2009Date of Patent: September 24, 2013Assignees: Shimadzu Corporation, Tohoku UniversityInventors: Shigetoshi Sugawa, Yasushi Kondo, Hideki Tominaga
-
Patent number: 8530947Abstract: A floating diffusion region is formed at an edge of a light-receiving surface of an embedded photodiode, with a transfer gate electrode located therebetween. A first region, with radially extending portions centered on the FD region, and a second region, located to the outside of the first region, are created in the substantially sector-shaped light-receiving surface. A dopant whose conductivity type is the same as the signal charges to be collected in the first region are introduced, whereby an electric field for moving the signal charges from the radially extending sections towards the center is created due to a three-dimensional field effect. As a result, the charge-transfer time is reduced. Additionally, since a circuit element in the subsequent stage can be placed adjacent to the floating diffusion region, the parasitic capacitance of the floating diffusion region can be reduced and a highly sensitive element can be obtained.Type: GrantFiled: June 23, 2010Date of Patent: September 10, 2013Assignees: Shimadzu Corporation, Tohoku UniversityInventors: Yasushi Kondo, Hideki Tominaga, Kenji Takubo, Ryuta Hirose, Shigetoshi Sugawa, Hideki Mutoh
-
Patent number: 8416473Abstract: To control the potential distribution generated in a well at the time of amplification and reduce a shading in a solid-state imaging device of amplification type, the amplification type solid-state imaging device of the present invention comprises a plurality of picture elements each including photoelectric conversion elements formed in a second conductivity type common well inside a first conductivity type substrate, wherein a plurality of well contacts are disposed inside a picture element array area.Type: GrantFiled: July 13, 2012Date of Patent: April 9, 2013Assignee: Canon Kabushiki KaishaInventors: Tomoya Yoneda, Shigetoshi Sugawa, Toru Koizumi, Tetsunobu Kochi
-
Patent number: 8395193Abstract: A MOS-type solid-state image pickup device is provided on a semiconductor substrate and includes a photoelectric conversion unit having a first semiconductor region, a second semiconductor region, and a third semiconductor region. A transfer gate electrode is disposed on an insulation film and transfers a carrier from the second semiconductor region to a fourth semiconductor region, and an amplifying MOS transistor has a gate electrode connected to the fourth semiconductor region. In addition, a fifth semiconductor region is continuously disposed to the second semiconductor region, under the gate electrode. An entire surface of the third semiconductor region is covered with the insulation film, and a side portion of the third semiconductor region that is laterally opposite to the transfer gate is in contact with the first semiconductor region.Type: GrantFiled: February 2, 2012Date of Patent: March 12, 2013Assignee: Canon Kabushiki KaishaInventors: Toru Koizumi, Shigetoshi Sugawa, Isamu Ueno, Tetsunobu Kochi, Katsuhito Sakurai, Hiroki Hiyama
-
Patent number: 8314449Abstract: A MIS transistor, formed on a semiconductor substrate, assumed to comprise a semiconductor substrate (702, 910) comprising a projecting part (704, 910B) with at least two different crystal planes on the surface on a principal plane, a gate insulator (708, 920B) for covering at least a part of each of said at least two different crystal planes constituting the surface of the projecting part, a gate electrode (706, 930B), comprised on each of said at least two different crystal planes constituting the surface of the projecting part, which sandwiches the gate insulator with the said at least two different planes, and a single conductivity type diffusion region (710a, 710b, 910c, 910d) formed in the projecting part facing each of said at least two different crystal planes and individually formed on both sides of the gate electrode. Such a configuration allows control over increase in the element area and increase of channel width.Type: GrantFiled: October 22, 2009Date of Patent: November 20, 2012Assignee: Foundation For Advancement Of International ScienceInventors: Takefumi Nishimuta, Hiroshi Miyagi, Tadahiro Ohmi, Shigetoshi Sugawa, Akinobu Teramoto
-
Publication number: 20120281262Abstract: To control the potential distribution generated in a well at the time of amplification and reduce a shading in a solid-state imaging device of amplification type, the amplification type solid-state imaging device of the present invention comprises a plurality of picture elements each including photoelectric conversion elements formed in a second conductivity type common well inside a first conductivity type substrate, wherein a plurality of well contacts are disposed inside a picture element array area.Type: ApplicationFiled: July 13, 2012Publication date: November 8, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Tomoya Yoneda, Shigetoshi Sugawa, Toru Koizumi, Tetsunobu Kochi
-
Patent number: 8269838Abstract: A pixel output line (14) is independently provided for each of the pixels arranged in a two-dimensionally array within a pixel area so that pixel signals can be sequentially written in a plurality of memory sections (22) through the pixel output lines (14). When a plurality of frames of pixel signals are held in the memory sections (22), the pixel signals corresponding to two arbitrarily selected frames are read and respectively stored in sample-and-hold circuits (61 and 62), and their difference is obtained. Then, the difference signals corresponding to a predetermined range of the image are integrated, and the integrated value is compared with a threshold. If the integrated value exceeds the threshold, it is presumed that a change in an imaging object has occurred, and a pulse generation circuit (66) generates a trigger signal.Type: GrantFiled: September 4, 2008Date of Patent: September 18, 2012Assignees: Tohoku University, Shimadzu CorporationInventors: Shigetoshi Sugawa, Yasushi Kondo, Hideki Tominaga
-
Patent number: 8248677Abstract: To control the potential distribution generated in a well at the time of amplification and reduce a shading in a solid-state imaging device of amplification type, the amplification type solid-state imaging device of the present invention comprises a plurality of picture elements each including photoelectric conversion elements formed in a second conductivity type common well inside a first conductivity type substrate, wherein a plurality of well contacts are disposed inside a picture element array area.Type: GrantFiled: March 11, 2011Date of Patent: August 21, 2012Assignee: Canon Kabushiki KaishaInventors: Tomoya Yoneda, Shigetoshi Sugawa, Toru Koizumi, Tetsunobu Kochi
-
Publication number: 20120208375Abstract: In a semiconductor device formed on a silicon surface which has a substantial (110) crystal plane orientation, the silicon surface is flattened so that an arithmetical mean deviation of surface Ra is not greater than 0.15 nm, preferably, 0.09 nm, which enables to manufacture an n-MOS transistor of a high mobility. Such a flattened silicon surface is obtained by repeating a deposition process of a self-sacrifice oxide film in an oxygen radical atmosphere and a removing process of the self-sacrifice oxide film, by cleaning the silicon surface in deaerated H2O or a low OH density atmosphere, or by strongly terminating the silicon surface by hydrogen or heavy hydrogen. The deposition process of the self-sacrifice oxide film may be carried out by isotropic oxidation.Type: ApplicationFiled: April 23, 2012Publication date: August 16, 2012Inventors: Tadahiro Ohmi, Shigetoshi Sugawa, Akinobu Teramoto, Hiroshi Akahori, Keiichi Nii
-
Publication number: 20120146100Abstract: A MOS-type solid-state image pickup device is provided on a semiconductor substrate and includes a photoelectric conversion unit having a first semiconductor region, a second semiconductor region, and a third semiconductor region. A transfer gate electrode is disposed on an insulation film and transfers a carrier from the second semiconductor region to a fourth semiconductor region, and an amplifying MOS transistor has a gate electrode connected to the fourth semiconductor region. In addition, a fifth semiconductor region is continuously disposed to the second semiconductor region, under the gate electrode. An entire surface of the third semiconductor region is covered with the insulation film, and a side portion of the third semiconductor region that is laterally opposite to the transfer gate is in contact with the first semiconductor region.Type: ApplicationFiled: February 2, 2012Publication date: June 14, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Toru Koizumi, Shigetoshi Sugawa, Isamu Ueno, Tesunobu Kochi, Katsuhito Sakurai, Hiroki Hiyama
-
Patent number: 8184191Abstract: A solid-state imaging device includes a plurality of pixels stored in one-dimensional or two-dimensional array, each of the plurality of pixels including a photodiode receiving light and producing photocharges, an overflow gate coupled to the photodiode and transferring photocharges that overflow the photodiode during a storage operation, and a storage capacitor element that stores the photocharges transferred by the overflow gate during the storage operation.Type: GrantFiled: August 9, 2006Date of Patent: May 22, 2012Assignee: Tohoku UniversityInventors: Shigetoshi Sugawa, Nana Akahane, Satoru Adachi
-
Patent number: 8183670Abstract: In a semiconductor device formed on a silicon surface which has a substantial (110) crystal plane orientation, the silicon surface is flattened so that an arithmetical mean deviation of surface Ra is not greater than 0.15 nm, preferably, 0.09 nm, which enables to manufacture an n-MOS transistor of a high mobility. Such a flattened silicon surface is obtained by repeating a deposition process of a self-sacrifice oxide film in an oxygen radical atmosphere and a removing process of the self-sacrifice oxide film, by cleaning the silicon surface in deaerated H2O or a low OH density atmosphere, or by strongly terminating the silicon surface by hydrogen or heavy hydrogen. The deposition process of the self-sacrifice oxide film may be carried out by isotropic oxidation.Type: GrantFiled: January 9, 2007Date of Patent: May 22, 2012Assignee: Foundation for Advancement of International ScienceInventors: Tadahiro Ohmi, Shigetoshi Sugawa, Akinobu Teramoto, Hiroshi Akahori, Keiichi Nii
-
Publication number: 20120112255Abstract: A floating diffusion region is formed at an edge of a light-receiving surface of an embedded photodiode, with a transfer gate electrode located therebetween. A first region, with radially extending portions centered on the FD region, and a second region, located to the outside of the first region, are created in the substantially sector-shaped light-receiving surface. A dopant whose conductivity type is the same as the signal charges to be collected in the first region are introduced, whereby an electric field for moving the signal charges from the radially extending sections towards the center is created due to a three-dimensional field effect. As a result, the charge-transfer time is reduced. Additionally, since a circuit element in the subsequent stage can be placed adjacent to the floating diffusion region, the parasitic capacitance of the floating diffusion region can be reduced and a highly sensitive element can be obtained.Type: ApplicationFiled: June 23, 2010Publication date: May 10, 2012Applicants: TOHOKU UNIVERSITY, SHIMADZU CORPORATIONInventors: Yasushi Kondo, Hideki Tominaga, Kenji Takubo, Ryuta Hirose, Shigetoshi Sugawa, Hideki Mutoh
-
Publication number: 20120113305Abstract: A solid-state image pickup device comprises for each pixel a photoelectric converter PD, an input terminal FD of a signal amplifier and a transfer switch TX for transferring an optical signal from the photoelectric converter to the input terminal. The device additionally comprises means for resetting the photoelectric converter by opening the transfer switch TX under a condition of holding the voltage of the input terminal FD to a fixed high level before storing the optical signal in the photoelectric converter PD. With this arrangement, any residual electric charge in the photoelectric converter can be eliminated without paying the cost of reducing the manufacturing yield and degrading the chip performance.Type: ApplicationFiled: January 13, 2012Publication date: May 10, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Toru Koizumi, Shigetoshi Sugawa, Tetsunobu Kochi
-
Patent number: 8138528Abstract: A MOS-type solid-state image pickup device, on a semiconductor substrate, includes a photoelectric conversion unit having a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, a third semiconductor region of the first conductivity type, and a transfer MOS transistor having a gate electrode disposed on an insulation film and transferring a charge carrier from a fourth semiconductor region. In addition, an amplifying MOS transistor having a gate electrode is connected to the fourth semiconductor region, and a fifth semiconductor region of the second conductivity type is continuously disposed to the second semiconductor region and under the gate electrode, and is disposed apart from the insulation film under the gate electrode of the transfer MOS transistor.Type: GrantFiled: March 3, 2010Date of Patent: March 20, 2012Assignee: Canon Kabushiki KaishaInventors: Toru Koizumi, Shigetoshi Sugawa, Isamu Ueno, Tesunobu Kochi, Katsuhito Sakurai, Hiroki Hiyama
-
Patent number: 8120682Abstract: A solid-state image pickup device comprises for each pixel a photoelectric converter PD, an input terminal FD of a signal amplifier and a transfer switch TX for transferring an optical signal from the photoelectric converter to the input terminal. The device additionally comprises means for resetting the photoelectric converter by opening the transfer switch TX under a condition of holding the voltage of the input terminal FD to a fixed high level before storing the optical signal in the photoelectric converter PD. With this arrangement, any residual electric charge in the photoelectric converter can be eliminated without paying the cost of reducing the manufacturing yield and degrading the chip performance.Type: GrantFiled: August 12, 2009Date of Patent: February 21, 2012Assignee: Canon Kabushiki KaishaInventors: Toru Koizumi, Shigetoshi Sugawa, Tetsunobu Kochi
-
Patent number: 8120016Abstract: A solid-state imaging device, a line sensor and an optical sensor for enhancing a wide dynamic range while keeping high sensitivity with a high S/N ratio, and a method of operating a solid-state imaging device for enhancing a wide dynamic range while keeping high sensitivity with a high S/N ratio are provided. The solid-state imaging device comprises an integrated array of a plurality of pixels, each of which comprises a photodiode PD for receiving light and generating photoelectric charges, a transfer transistor Tr1 for transferring the photoelectric charges, and a storage capacitor element C connected to the photodiode PD at least through the transfer transistor Tr1 for accumulating, at least through the transfer transistor Tr1, the photoelectric charge overflowing from the photodiode PD during accumulating operation.Type: GrantFiled: December 4, 2008Date of Patent: February 21, 2012Assignee: National University Corporation Tohoku UniversityInventor: Shigetoshi Sugawa
-
Patent number: 8093918Abstract: An electronic device that includes an actual operation circuit that operates during an actual operation of the electronic device, a second test circuit and a third test circuit that operate during a test of the electronic device, and a power supply section. The power supply section, during the actual operation of the electronic device, does not apply a power supply voltage to the second test circuit and applies power supply voltages to the actual operation circuit and the third test circuit. The power supply section, to obtain identification of the electronic device, applies a power supply voltage to the second test circuit.Type: GrantFiled: August 18, 2010Date of Patent: January 10, 2012Assignees: National University Corporation Tohoku University, Advantest CorporationInventors: Toshiyuki Okayasu, Shigetoshi Sugawa, Akinobu Teramoto
-
Publication number: 20110212552Abstract: There is provided a wafer on which a plurality of electronic devices and circuits under test are to be formed, where each circuit under test includes a plurality of transistors under measurement provided in electrically parallel, a selecting section which sequentially selects the respective transistors under measurement, and an output section which sequentially outputs the source voltages of the transistors under measurement sequentially selected by the selecting section.Type: ApplicationFiled: May 5, 2011Publication date: September 1, 2011Applicant: NATIONAL UNIVERSITY CORPORATION TOHOKU UNIVERSITYInventors: SHIGETOSHI SUGAWA, AKINOBU TERAMOTO