Patents by Inventor Shinya Nunoue
Shinya Nunoue has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220102512Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first semiconductor layer, a second semiconductor layer, and a first insulating layer. A position of the third electrode in a first direction is between a position of the first electrode in the first direction and a position of the second electrode in the first direction. The first semiconductor layer includes Alx1Ga1-x1N and includes a first partial region, a second partial region, and a third partial region. The second semiconductor layer includes Alx2Ga1-x2N. A portion of the second semiconductor layer is between the third partial region and the third electrode in the second direction. The first insulating layer includes a first insulating region. The first insulating region is between the third electrode and the portion of the second semiconductor layer in the second direction.Type: ApplicationFiled: November 3, 2021Publication date: March 31, 2022Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki HIKOSAKA, Hiroshi ONO, Jumpei TAJIMA, Masahiko KURAGUCHI, Shinya NUNOUE
-
Patent number: 11251293Abstract: According to one embodiment, a semiconductor device includes first to fourth semiconductor regions, and an insulating part. The third electrode is between the first and second electrodes in a first direction from the first electrode toward the second electrode. The first semiconductor region includes Alx1Ga1-x1N and includes first to fifth partial regions. A second direction from the first partial region toward the first electrode crosses the first direction. The second semiconductor region includes Alx2Ga1-x2N and includes sixth and seventh partial regions. The third semiconductor region includes Alx3Ga1-x3N and includes an eighth partial region between the fifth and seventh partial regions. The fourth semiconductor region includes Alx4Ga1-x4N and includes a first portion between the fifth and eighth partial regions. The fourth semiconductor region includes a first element not included the first to third semiconductor regions. The insulating part includes first to third insulating regions.Type: GrantFiled: February 26, 2020Date of Patent: February 15, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yosuke Kajiwara, Hiroshi Ono, Jumpei Tajima, Toshiki Hikosaka, Shinya Nunoue, Masahiko Kuraguchi
-
Patent number: 11211463Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first semiconductor layer, a second semiconductor layer, and a first insulating layer. A position of the third electrode in a first direction is between a position of the first electrode in the first direction and a position of the second electrode in the first direction. The first semiconductor layer includes Alx1Ga1-x1N and includes a first partial region, a second partial region, and a third partial region. The second semiconductor layer includes Alx2Ga1-x2N. A portion of the second semiconductor layer is between the third partial region and the third electrode in the second direction. The first insulating layer includes a first insulating region. The first insulating region is between the third electrode and the portion of the second semiconductor layer in the second direction.Type: GrantFiled: February 25, 2020Date of Patent: December 28, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki Hikosaka, Hiroshi Ono, Jumpei Tajima, Masahiko Kuraguchi, Shinya Nunoue
-
Publication number: 20210313432Abstract: According to one embodiment, a semiconductor device includes a first crystal region, a second crystal region, a third crystal region, and a fourth crystal region. The first crystal region includes magnesium and Alx1Ga1-x1N (0?x1<1). The second crystal region includes Alx2Ga1-x2N (0<x2?1). The third crystal region is provided between the first crystal region and the second crystal region. The third crystal region includes oxygen and Alx3Ga1-x3N (0?x3?1 and x3<x2). The fourth crystal region is provided between the third crystal region and the second crystal region. The fourth crystal region includes Alx4Ga1-x4N (0?x4<1 and x4<x2).Type: ApplicationFiled: January 5, 2021Publication date: October 7, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jumpei TAJIMA, Toshiki HIKOSAKA, Shinya NUNOUE
-
Publication number: 20210273057Abstract: According to one embodiment, a nitride crystal includes first, second, and third nitride crystal regions. The third nitride crystal region includes Al, and is provided between the first and second nitride crystal regions. A third oxygen concentration in the third nitride crystal region is greater than a first oxygen concentration in the first nitride crystal region and greater than a second oxygen concentration in the second nitride crystal region. A third carbon concentration in the third nitride crystal region is greater than a first carbon concentration in the first nitride crystal region and greater than a second carbon concentration in the second nitride crystal region. A <0001> direction of the first nitride crystal region is one of a first orientation from the second nitride crystal region toward the first nitride crystal region or a second orientation from the first nitride crystal region toward the second nitride crystal region.Type: ApplicationFiled: January 5, 2021Publication date: September 2, 2021Applicants: KABUSHIKI KAISHA TOSHIBA, OSAKA UNIVERSITYInventors: Toshiki HIKOSAKA, Shinya NUNOUE, Tomoyuki TANIKAWA, Ryuji KATAYAMA, Masahiro UEMUKAI
-
Publication number: 20210226016Abstract: According to one embodiment, a semiconductor device includes a substrate, and a first semiconductor layer including magnesium and Alx1Ga1-x1N. The first semiconductor layer includes first, second, and third regions. The first region is between the substrate and the third region. The second region is between the first and third regions. A first concentration of magnesium in the first region is greater than a third concentration of magnesium in the third region. A second concentration of magnesium in the second region decreases along a first orientation. The first orientation is from the substrate toward the first semiconductor layer. A second change rate of a logarithm of the second concentration with respect to a change of a position along the first orientation is greater than a third change rate of a logarithm of the third concentration with respect to the change of the position along the first orientation.Type: ApplicationFiled: September 9, 2020Publication date: July 22, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki HIKOSAKA, Jumpei TAJIMA, Shinya NUNOUE
-
Publication number: 20210184028Abstract: According to one embodiment, a semiconductor device includes first, second, and third electrodes, first, second, and third semiconductor layers, and a first insulating member. The first semiconductor layer includes first, second, third, fourth, and fifth partial regions. The third partial region is between the first and second partial regions. The fourth partial region is between the first and third partial regions. The fifth partial region is between the third and second partial regions. The first electrode includes a first electrode portion. The second semiconductor layer includes first and second semiconductor portions. The third semiconductor layer includes first and second semiconductor regions. The second semiconductor region is electrically connected to the first semiconductor region and the first electrode portion. The first insulating member includes a first insulating portion. The first insulating portion is provided between the third partial region and the third electrode.Type: ApplicationFiled: September 8, 2020Publication date: June 17, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jumpei TAJIMA, Toshiki HIKOSAKA, Shinya NUNOUE
-
Publication number: 20210184026Abstract: According to one embodiment, a semiconductor device includes first, second, and third electrodes, first, second, and third semiconductor layers, and a first insulating member. The first semiconductor layer includes first, second, third, fourth, and fifth partial regions. A direction from the first partial region toward the second partial region is along a first direction. The first electrode includes a first electrode portion. A direction from the first electrode portion toward the second electrode is along the first direction. A second direction from the third partial region toward the third electrode crosses the first direction. The second semiconductor layer includes a first semiconductor portion and a second semiconductor portion. At least a portion of the first semiconductor layer is between the third and second semiconductor layers. The first insulating member includes a first insulating portion. The first insulating portion is provided between the third partial region and the third electrode.Type: ApplicationFiled: September 8, 2020Publication date: June 17, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jumpei TAJIMA, Toshiki HIKOSAKA, Shinya NUNOUE
-
Patent number: 11024717Abstract: In one embodiment, a semiconductor device is provided with a substrate, a first nitride semiconductor layer above the substrate, a second nitride semiconductor layer which is provided on the first nitride semiconductor layer and is in contact with the first nitride semiconductor layer, a source electrode provided between the substrate and the first nitride semiconductor layer and electrically connected to the first nitride semiconductor layer, a drain electrode provided on the second nitride semiconductor layer and electrically connected to the second nitride semiconductor layer, a gate insulating layer provided at least between the substrate and the first nitride semiconductor layer, a gate electrode between the substrate and the gate insulating layer, and a first insulating layer between the substrate and the gate insulating layer to cover the gate electrode and the source electrode.Type: GrantFiled: August 31, 2018Date of Patent: June 1, 2021Assignee: Kabushiki Kaisha ToshibaInventors: Jumpei Tajima, Toshiki Hikosaka, Kenjiro Uesugi, Masahiko Kuraguchi, Shinya Nunoue
-
Publication number: 20210066486Abstract: According to one embodiment, a semiconductor device includes first to fourth semiconductor regions, and an insulating part. The third electrode is between the first and second electrodes in a first direction from the first electrode toward the second electrode. The first semiconductor region includes Alx1Ga1-x1N and includes first to fifth partial regions. A second direction from the first partial region toward the first electrode crosses the first direction. The second semiconductor region includes Alx2Ga1-x2N and includes sixth and seventh partial regions. The third semiconductor region includes Alx3Ga1-x3N and includes an eighth partial region between the fifth and seventh partial regions. The fourth semiconductor region includes Alx4Ga1-x4N and includes a first portion between the fifth and eighth partial regions. The fourth semiconductor region includes a first element not included the first to third semiconductor regions. The insulating part includes first to third insulating regions.Type: ApplicationFiled: February 26, 2020Publication date: March 4, 2021Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yosuke KAJIWARA, Hiroshi ONO, Jumpei TAJIMA, Toshiki HIKOSAKA, Shinya NUNOUE, Masahiko KURAGUCHI
-
Patent number: 10923349Abstract: According to one embodiment, a semiconductor element includes a first nitride semiconductor region, a second nitride semiconductor region, and an intermediate region provided between the first nitride semiconductor region and the second nitride semiconductor region. A Si concentration in the intermediate region is not less than 1×1018/cm3 and not more than 1×1019/cm3. A charge density in the intermediate region is 3×1017/cm3 or less.Type: GrantFiled: February 25, 2019Date of Patent: February 16, 2021Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki Hikosaka, Jumpei Tajima, Shinya Nunoue
-
Publication number: 20200341048Abstract: According to one embodiment, an inspection apparatus of a semiconductor device includes a first probe configured to contact a first portion of the semiconductor device, a conductive member configured to oppose a second portion of the semiconductor device, and a detector configured to apply a first voltage between the semiconductor device and the first probe, to apply a conductive member voltage between the semiconductor device and the conductive member, and to detect a current flowing in the first probe. The first voltage has a first polarity of one of positive or negative when referenced to a potential of the semiconductor device. The conductive member voltage has a second polarity of the other of positive or negative when referenced to the potential of the semiconductor device.Type: ApplicationFiled: February 25, 2020Publication date: October 29, 2020Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Jumpei TAJIMA, Jongil HWANG, Shinya NUNOUE
-
Publication number: 20200328279Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first semiconductor layer, a second semiconductor layer, and a first insulating layer. A position of the third electrode in a first direction is between a position of the first electrode in the first direction and a position of the second electrode in the first direction. The first semiconductor layer includes Alx1Ga1-x1N and includes a first partial region, a second partial region, and a third partial region. The second semiconductor layer includes Alx2Ga1-x2N. A portion of the second semiconductor layer is between the third partial region and the third electrode in the second direction. The first insulating layer includes a first insulating region. The first insulating region is between the third electrode and the portion of the second semiconductor layer in the second direction.Type: ApplicationFiled: February 25, 2020Publication date: October 15, 2020Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki HIKOSAKA, Hiroshi ONO, Jumpei TAJIMA, Masahiko KURAGUCHI, Shinya NUNOUE
-
Patent number: 10651307Abstract: According to one embodiment, a semiconductor device includes first to third electrodes, first to fifth layers, and an insulating portion. A position of the third electrode is between a position of the first electrode and a position of the second electrode. The first layer includes first to fifth partial regions. The first partial region is between the fourth and third partial regions. The second partial region is between the third and fifth partial regions. The second layer includes first and second semiconductor regions. The third layer is provided between the third partial region and the third electrode. The fourth layer is provided between the third partial region and the third layer. The fifth layer includes first and second intermediate regions. The third layer is provided between the first and second intermediate regions. The insulating portion includes a first insulating region provided between the third layer and the third electrode.Type: GrantFiled: March 4, 2019Date of Patent: May 12, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Jumpei Tajima, Toshiki Hikosaka, Masahiko Kuraguchi, Shinya Nunoue
-
Patent number: 10573735Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first semiconductor region, a second semiconductor region, a third semiconductor region, and an intermediate region. A position of the first electrode is between a position of the second electrode and a position of the third electrode. The first semiconductor region is separated from the first, second, and third electrodes. The second semiconductor region is provided between the second electrode and the first semiconductor region. The third semiconductor region is provided between the third electrode and the first semiconductor region. The intermediate region includes at least one of a first compound or a second compound. At least a portion of the first electrode is positioned between the second and third semiconductor regions. The intermediate region includes a first partial region, a second partial region, and a third partial region.Type: GrantFiled: August 30, 2017Date of Patent: February 25, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Koyama, Tatsuo Shimizu, Shinya Nunoue
-
Publication number: 20200027977Abstract: According to one embodiment, a semiconductor device includes first to third electrodes, first to fifth layers, and an insulating portion. A position of the third electrode is between a position of the first electrode and a position of the second electrode. The first layer includes first to fifth partial regions. The first partial region is between the fourth and third partial regions. The second partial region is between the third and fifth partial regions. The second layer includes first and second semiconductor regions. The third layer is provided between the third partial region and the third electrode. The fourth layer is provided between the third partial region and the third layer. The fifth layer includes first and second intermediate regions. The third layer is provided between the first and second intermediate regions. The insulating portion includes a first insulating region provided between the third layer and the third electrode.Type: ApplicationFiled: March 4, 2019Publication date: January 23, 2020Applicant: Kabushiki Kaisha ToshibaInventors: Jumpei TAJIMA, Toshiki HIKOSAKA, Masahiko KURAGUCHI, Shinya NUNOUE
-
Patent number: 10505030Abstract: According to one embodiment, a semiconductor device includes first to third electrodes, and first to third semiconductor regions. The third electrode is separated from the second electrode in a first direction. The first semiconductor region includes a first partial region separated from the first electrode, a second partial region separated from the second electrode, and a third partial region separated from the third electrode. The second semiconductor region includes a fourth partial region positioned between the first electrode and the first partial region, a fifth partial region positioned between the second electrode and the second partial region, and a sixth partial region positioned between the third electrode and the third partial region. The third semiconductor region includes a seventh partial region positioned between the second electrode and the fifth partial region and an eighth partial region positioned between the third electrode and the sixth partial region.Type: GrantFiled: February 12, 2018Date of Patent: December 10, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Toshiki Hikosaka, Shigeya Kimura, Shinya Nunoue, Masahiko Kuraguchi
-
Publication number: 20190355580Abstract: According to one embodiment, a semiconductor element includes a first nitride semiconductor region, a second nitride semiconductor region, and an intermediate region provided between the first nitride semiconductor region and the second nitride semiconductor region. A Si concentration in the intermediate region is not less than 1×1018/cm3 and not more than 1×1019/cm3. A charge density in the intermediate region is 3×1017/cm3 or less.Type: ApplicationFiled: February 25, 2019Publication date: November 21, 2019Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki HIKOSAKA, Jumpei TAJIMA, Shinya NUNOUE
-
Patent number: 10475915Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first layer, a second layer, a third layer, and an insulating layer. A position of the third electrode is between a position of the first electrode and a position of the second electrode. The first layer includes at least one of Alx1Ga1-x1N (0<x1<1) or p-type Alz1Ga1-z1N (0?z1<1) and has a first surface, a second surface, and a third surface. The second layer includes Alx2Ga1-x2N (0?x2<1 and x2<x1) and includes a first partial region, a second partial region, and a third partial region. The third layer includes Alx3Ga1-x3N (0<x3<1 and x2<x3) and includes a fourth partial region, a fifth partial region, and a sixth partial region.Type: GrantFiled: March 20, 2019Date of Patent: November 12, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Jumpei Tajima, Toshiki Hikosaka, Kenjiro Uesugi, Shigeya Kimura, Masahiko Kuraguchi, Shinya Nunoue
-
Publication number: 20190296111Abstract: In one embodiment, a semiconductor device is provided with a substrate, a first nitride semiconductor layer above the substrate, a second nitride semiconductor layer which is provided on the first nitride semiconductor layer and is in contact with the first nitride semiconductor layer, a source electrode provided between the substrate and the first nitride semiconductor layer and electrically connected to the first nitride semiconductor layer, a drain electrode provided on the second nitride semiconductor layer and electrically connected to the second nitride semiconductor layer, a gate insulating layer provided at least between the substrate and the first nitride semiconductor layer, a gate electrode between the substrate and the gate insulating layer, and a first insulating layer between the substrate and the gate insulating layer to cover the gate electrode and the source electrode.Type: ApplicationFiled: August 31, 2018Publication date: September 26, 2019Applicant: Kabushiki Kaisha ToshibaInventors: Jumpei Tajima, Toshiki Hikosaka, Kenjiro Uesugi, Masahiko Kuraguchi, Shinya Nunoue