Patents by Inventor Shu-Liang NING
Shu-Liang NING has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230178124Abstract: A memory chip stores a characterization parameter for characterizing a process corner of the memory chip, the memory chip further has a reference voltage with an adjustable value, the value of the reference voltage is adjustable based on the characterization parameter, and the memory chip adjusts, based on the reference voltage, a delay from reading out data from a memory cell to outputting the data through a data port.Type: ApplicationFiled: April 30, 2022Publication date: June 8, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230178123Abstract: A memory chip is applied to the memory system, and the memory chip is configured to perform counting and obtain a count value after the memory chip is powered on and started, wherein the count value is used to represent a process corner of the memory chip, the memory chip further has a reference voltage with an adjustable value, the value of the reference voltage is adjustable based on the count value, and the memory chip adjusts, based on the reference voltage, a delay from reading out data from a memory cell to outputting the data through a data port.Type: ApplicationFiled: May 6, 2022Publication date: June 8, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Patent number: 11645151Abstract: A base die is configured to: receive a first data and a first encoded data in a writing phase and perform a first error checking and correction processing, where the first encoded data is obtained by performing a first error correction code (ECC) encoding processing on the first data; perform a second ECC encoding processing on the first data on which the first error checking and correction processing has been performed, to generate a second encoded data; and choose to transmit a to-be-written data to a memory die based on a selection signal in the writing phase, where the to-be-written data is either an initial data or a second data; and choose to transmit the initial data or third data in a reading phase based on a selection signal.Type: GrantFiled: May 2, 2022Date of Patent: May 9, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Shu-Liang Ning
-
Publication number: 20230135245Abstract: A base die is configured to receive a first data and a first encoded data in a writing phase, where the first encoded data is obtained by performing a first error correction code (ECC) encoding processing on the first data, perform a second ECC encoding processing on the first data to generate a second encoded data, and transmit a second data to a memory die in the writing phase, where the second data includes the first data, the first encoded data, and the second encoded data. The base die is further configured to receive the second data from the memory die in a reading phase, perform a first error checking and correction processing on the first data and the second encoded data, and transmit a third data in the reading phase.Type: ApplicationFiled: May 1, 2022Publication date: May 4, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230137700Abstract: A base die is configured to receive first data and first encoded data in a writing phase, perform first error checking and correction processing, wherein the first encoded data is obtained by performing a first error correction code encoding processing on the first data, and transmit second data to a memory die in the writing phase, wherein the second data includes a first data after the first error checking and correction processing; the base die is further configured to receive the second data from the memory die in a reading phase, perform second error correction code encoding processing on the second data to generate second encoded data, and transmit third data in the reading phase, wherein the third data includes the second encoded data and the first data after the first error checking and correction processing.Type: ApplicationFiled: May 4, 2022Publication date: May 4, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230136772Abstract: A base die is configured to: receive a first data and a first encoded data in a writing phase, where the first encoded data is obtained by performing a first error correction code (ECC) encoding processing on the first data, perform a second ECC encoding processing on a first sub-data to generate a second encoded data, and transmit a second data to a memory die in the writing phase; where the second data includes the first sub-data, a second sub-data, the first encoded data, and the second encoded data; the base die is further configured to: receive the second data from the memory die in a reading phase, perform first error checking and correction processing on the first sub-data and the second encoded data, and transmit a third data in the reading phase.Type: ApplicationFiled: May 1, 2022Publication date: May 4, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230136990Abstract: A base die is configured to: receive a first data and a first encoded data in a writing phase and perform a first error checking and correction processing, where the first encoded data is obtained by performing a first error correction code (ECC) encoding processing on the first data; perform a second ECC encoding processing on the first data on which the first error checking and correction processing has been performed, to generate a second encoded data; and choose to transmit a to-be-written data to a memory die based on a selection signal in the writing phase, where the to-be-written data is either an initial data or a second data; and choose to transmit the initial data or third data in a reading phase based on a selection signal.Type: ApplicationFiled: May 2, 2022Publication date: May 4, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230139658Abstract: A base die is configured to: receive first data in a writing phase, perform error correction code encoding processing to generate encoded data, and transmit second data to a memory die in the writing phase, wherein the second data includes the first data and the encoded data; and receive the second data from the memory die in a reading phase, perform error checking and correction processing, and transmit third data in the reading phase, wherein the third data is the first data after the error checking and correction processing.Type: ApplicationFiled: May 4, 2022Publication date: May 4, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230134961Abstract: A base die is configured to receive a first data and a first encoded data in a writing phase, where the first encoded data is obtained by performing a first error correction code (ECC) encoding processing on the first data, perform a second ECC encoding processing on the first data and the first encoded data to generate a second encoded data, and transmit a second data to a memory die in the writing phase, where the second data includes the first data, the first encoded data, and the second encoded data. The base die is further configured to receive the second data from the memory die in a reading phase, perform a first error checking and correction processing, and transmit a third data in the reading phase.Type: ApplicationFiled: May 1, 2022Publication date: May 4, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20230126683Abstract: A memory is provided. The memory includes: a control chip; and a plurality of storage chips, in which the plurality of storage chips are electrically connected with the control chip via a common communication channel, the plurality of storage chips are configured to perform information interaction with the control chip by adopting different clock edges of a first clock signal, the first clock signal has a first clock cycle, the different clock edges include two consecutive rising edges and/or two consecutive falling edges, the plurality of storage chips are further configured to receive a second clock signal and distinguish the different clock edges based on the second clock signal, and a second clock cycle of the second clock signal is greater than the first clock cycle.Type: ApplicationFiled: May 9, 2022Publication date: April 27, 2023Inventors: SHU-LIANG NING, Jun HE, Zhan YING, Jie LIU
-
Patent number: 11545468Abstract: A wafer stacking method and structure are provided. The wafer stacking method includes: providing a first wafer, wherein an upper surface of the first wafer includes a first bonding pad configured to connect to a first signal; fabricating a first redistribution layer (RDL) on the first wafer, comprising a first wiring electrically connected to the first bonding pad, and the first wiring includes a first landing pad; bonding a second wafer on the first RDL, wherein the second wafer includes a second bonding pad configured to connect the first signal and located corresponding to the first bonding pad; fabricating a first through silicon via (TSV) with a bottom connected to the first landing pad at a position corresponding to the first landing pad; and fabricating a second RDL on the second wafer to connect the second bonding pad and the first TSV. This wafer stacking method improves the manufacturing yield.Type: GrantFiled: March 15, 2021Date of Patent: January 3, 2023Assignee: Changxin Memory Technologies, Inc.Inventors: Ling-Yi Chuang, Shu-Liang Ning
-
Patent number: 11536770Abstract: The present invention provides a chip test method, apparatus, device, and system. The chip test system may include: a test equipment, including n chip selection signal lines, m sets of first signal lines, and m*n sets of second signal lines; and m*n chip test sites, wherein each chip test site may be coupled to one of the n chip selection signal lines and one of the m sets of first signal lines, each of the m*n chip test sites may correspond to a unique combination of a chip selection signal line and a first signal line coupled thereto, and each chip test site may be correspondingly coupled to one of the m*n sets of second signal lines. According to an embodiment of the present invention, the limited pins of a test equipment may be used to implement individual control of multiple chips.Type: GrantFiled: March 24, 2021Date of Patent: December 27, 2022Assignee: Changxin Memory Technologies, Inc.Inventor: Shu-Liang Ning
-
Patent number: 11488653Abstract: An electronic device and a semiconductor package structure are provided. The electronic device includes a plurality of semiconductor dies stacked vertically over each other and a power supply system. The plurality of semiconductor dies are stacked over the power supply system, and the power supply system includes: a voltage generating circuit configured to generate at least one voltage; and a die enabling circuit configured to generate a die enable signal according to the at least one voltage. The at least one voltage is provided to the plurality of semiconductor dies through a power interconnecting structure, and the die enable signal is configured to enable synchronous input of the at least one voltage to the plurality of semiconductor dies.Type: GrantFiled: March 24, 2021Date of Patent: November 1, 2022Assignee: Changxin Memory Technologies, Inc.Inventor: Shu-Liang Ning
-
Patent number: 11482272Abstract: An electronic device and a semiconductor package structure are provided. The device includes a plurality of semiconductor dies stacked vertically over each other and a power supply system. The semiconductor dies are stacked over the power supply system. The power supply system includes: a voltage generating circuit configured to generate at least one voltage. The at least one voltage is provided to the plurality of semiconductor dies through a power interconnecting structure. The semiconductor package structure includes a package substrate; at least one semiconductor die disposed on the package substrate; and the power supply system disposed on the package substrate. The at least one semiconductor die may include a plurality of semiconductor dies vertically stacked on the package substrate.Type: GrantFiled: March 24, 2021Date of Patent: October 25, 2022Assignee: Changxin Memory Technologies, Inc.Inventor: Shu-Liang Ning
-
Patent number: 11348873Abstract: A wafer stacking method and structure are provided. The wafer stacking method includes: providing a first wafer having an upper surface comprising a first bonding pad configured to connect to a first signal; fabricating a first lower redistribution layer (RDL) and a first upper RDL on the first wafer, with the first lower RDL including a first wiring connected to the first bonding pad, the first upper RDL including a second wiring connected to the first wiring, and the second wiring having a first landing pad; bonding a second wafer on the first upper RDL, wherein an upper surface of the second wafer includes a second bonding pad configured to connect to a second signal and located corresponding to the first bonding pad; and fabricating a first through silicon via (TSV) connected to the first landing pad. The wafer stacking method improves the manufacturing yield of a die.Type: GrantFiled: November 23, 2020Date of Patent: May 31, 2022Assignee: Changxin Memory Technologies, Inc.Inventors: Ling-Yi Chuang, Shu-Liang Ning
-
Publication number: 20220137872Abstract: Embodiments of this application provide a method and system for adjusting a memory, and a semiconductor device. The method for adjusting a memory includes: acquiring a mapping relationship among a temperature of a transistor, a substrate bias voltage of a sense amplification transistor in a sense amplifier, and an actual data writing time of the memory; acquiring a current temperature of the transistor; and adjusting the substrate bias voltage on the basis of the current temperature and the mapping relationship, such that an actual data writing time corresponding to an adjusted substrate bias voltage is within a preset writing time.Type: ApplicationFiled: January 18, 2022Publication date: May 5, 2022Inventors: Shu-Liang Ning, Jun He, Zhan Ying, Jie Liu
-
Patent number: 11320484Abstract: The present invention provides a method, device, and system for testing devices under testing (DUTs). The method comprises: sending a scan activated signal and a synchronous clock signal via the second signal line, and sending a first preset signal via the serial signal line, wherein each bit of the first preset signal is transmitted to a corresponding scan chain unit in a sequence of serial connection of the plurality of scan chain units with according to the synchronous clock signal, the corresponding scan chain unit is one of the plurality of scan chain units connected serially and coupled to the plurality of DUTs via a third signal line; sending a scan deactivated signal via the second signal line, to deactivate the scan chain units from identifying and receiving the first preset signal; and sending a second preset signal via the second signal line, and sending a test signal via the first signal line.Type: GrantFiled: February 4, 2021Date of Patent: May 3, 2022Assignee: Changxin Memory Technologies, Inc.Inventor: Shu-Liang Ning
-
Publication number: 20220129397Abstract: The present application provides a storage system, including a plurality of storage chips, each storage chip including a data output unit, the data output units sharing a power supply and a ground terminal, and the data output unit including: a pull-up unit having a control terminal, a first terminal and a second terminal, a first input signal being inputted to the control terminal, the first terminal being electrically connected to the power supply, the second terminal being connected to an output terminal of the data output unit, and the pull-up unit being a first NMOS transistor; and a pull-down unit having a control terminal, a first terminal and a second terminal, a second input signal being inputted to the control terminal, the first terminal being electrically connected to the ground terminal, and the second terminal being connected to the output terminal of the data output unit.Type: ApplicationFiled: January 11, 2022Publication date: April 28, 2022Inventor: SHU-LIANG NING
-
Publication number: 20220084619Abstract: A memory device includes: a plurality of channels, each including a memory cell array, the memory cell array including a normal cell array, the normal cell array including normal memory cells, and each of the normal memory cells being a volatile memory cell; a testing control circuit, configured to control testing of the normal cell array in the plurality of channels in response to a testing instruction, and to determine an access address of a normal memory cell failing the testing in the normal cell array in the plurality of channels to be a failure address; and a non-volatile memory cell array which includes a plurality of non-volatile memory cells and is configured to receive and store the failure address from the testing control circuit.Type: ApplicationFiled: August 26, 2021Publication date: March 17, 2022Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: SHU-LIANG NING
-
Publication number: 20220076730Abstract: A reading and writing method for a memory device and a memory device are provided. The memory device includes a memory chip. The reading and writing method of the memory device includes that: during operation of the memory chip, the temperature of the memory chip is measured, and a writing recovery time of the memory chip is adjusted according to the temperature.Type: ApplicationFiled: September 9, 2021Publication date: March 10, 2022Inventor: Shu-Liang Ning