Patents by Inventor Shyh-Shyuan Sheu
Shyh-Shyuan Sheu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7773411Abstract: A phase change memory wherein several phase change storage elements are coupled in series to share a single current source. The current provided by the current source is directed by a plurality of switches. To write/read the phase change storage elements, the invention provides techniques to control the current value generated by the current source and controls the states of the switches. The impedance summation of the phase change storage elements vary with the data stored therein.Type: GrantFiled: November 11, 2008Date of Patent: August 10, 2010Assignee: Industrial Technology Research InstituteInventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang, Wen-Pin Lin
-
Patent number: 7773410Abstract: An embodiment of a writing system for a phase change memory based on a present application is disclosed. The writing system comprises a first phase change memory (PCM) cell, a second PCM cell, a first writing circuit and a verifying circuit. The first writing circuit executes a writing procedure, receives and writes a first data to the first PCM cell. The verifying circuit executes a verifying procedure and the circuit further comprises a processing unit and a second writing circuit. The processing unit reads and compares the data stored in the second PCM cell with a second data. The second writing circuit writes the second data to the second PCM cell when the data stored in the second PCM cell and the second data are not matched.Type: GrantFiled: July 1, 2008Date of Patent: August 10, 2010Assignee: Industrial Technology Research InstituteInventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang, Wen-Pin Lin
-
Patent number: 7768822Abstract: One embodiment of the invention provides a compensation circuit. The compensation circuit comprises a writing driver, a distance detection circuit, an operating element and an auxiliary writing driver. The writing driver provides a writing current to a writing path. The distance detection circuit is coupled to the writing path to detect a distance that the writing current has travelled and outputs a control signal based on the distance. The operating element is coupled to the writing path. The auxiliary writing driver provides an auxiliary current to the writing path based on the control signal.Type: GrantFiled: December 19, 2007Date of Patent: August 3, 2010Assignees: Nanya Technology Corporation, Winbond Electronics Corp.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang
-
Publication number: 20100165723Abstract: A phase change memory with an operating current that can be gradually increased or gradually decreased. The phase change memory has a phase change storage element, a transistor, and a control circuit. The transistor is operable to adjust the operating current flowing through the phase change storage element. The transistor has a first terminal coupled to a voltage source, a second terminal coupled to the phase change storage element, and a control terminal receiving a control signal from the control circuit. The control circuit is specially designed to limit the transistor in a linear region.Type: ApplicationFiled: September 21, 2009Publication date: July 1, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Shyh-Shyuan Sheu, Pei-Chia Chiang, Wen-Pin Lin
-
Publication number: 20100165720Abstract: A verification circuit for a phase change memory array is provided. A sensing unit senses a sensing voltage from a memory cell of the phase change memory array according to an enable signal. A comparator generates a comparing signal according to the sensing voltage and a reference voltage, so as to indicate whether the memory cell is in a reset state. A control unit generates a control signal according to the enable signal. An operating unit generates a first signal according to the control signal, so as to indicate whether the comparator is active.Type: ApplicationFiled: June 16, 2009Publication date: July 1, 2010Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRIC CORP.Inventors: Wen-Pin Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang
-
Publication number: 20100165722Abstract: A phase change memory (PCM) in which the phase change storage element is crystallized by a gradually increasing/decreasing operating current. The PCM comprises a switching circuit, the phase change storage element, a bit select switch, a pulse generating module, and a counting module. The switching circuit comprises a plurality of switches, selectively providing branch paths to an output terminal of a current source. The bit select switch controls the conduction between the phase change storage element and the output terminal of the current source. The pulse generating module outputs a pulse signal oscillating between high and low voltage levels. When enabled, the counting module counts the oscillations of the pulse signal, and outputs the count result by a set of digital data. The set of digital data are coupled to the switching circuit to control the switches therein.Type: ApplicationFiled: September 16, 2009Publication date: July 1, 2010Applicants: NANYA TECHNOLOGY CORPORATION, WINDBOND ELECTRONICS CORP.Inventors: Shyh-Shyuan Sheu, Pei-Chia Chiang, Wen-Pin Lin
-
Patent number: 7672176Abstract: A writing circuit for a phase change memory is provided. The writing circuit comprises a driving current generating circuit, a first switch device, a first memory cell and a second switch device. The driving current generating circuit provides a writing current to the first memory cell. The first switch device is coupled to the driving current generating circuit. The first memory cell is coupled between the first switch device and the second switch device. The second switch device is coupled between the first memory cell and a ground, wherein when the driving current generating circuit outputs the writing current to the first memory cell, the second switch device is turned on after the first switch device has been turned on for a first predetermined time period.Type: GrantFiled: November 30, 2007Date of Patent: March 2, 2010Assignees: Industrial Technology Research Institute, Powerchip Semiconductor Corp., Nanya Technology Corporation, Promos Technologies Inc., Winbond Electronics Corp.Inventors: Pei-Chia Chiang, Shyh-Shyuan Sheu, Lieh-Chiu Lin
-
Patent number: 7643373Abstract: An embodiment of a method for driving a phase change memory, comprising counting an access number of a phase change memory, wherein the access number is the number of times that the phase change memory has been accessed; refreshing the phase change memory when the number of times is large than a predetermined number.Type: GrantFiled: November 21, 2007Date of Patent: January 5, 2010Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang, Wen-Han Wang
-
Publication number: 20090296450Abstract: A memory having a memory cell, a resistance estimator and a write current generator. The resistance estimator is coupled to the memory cell to estimate the resistance of the memory cell and outputs an estimated resistance level. According to the estimated resistance level, the write current generator generates a write current to flow through the memory cell and to change the resistance of the memory cell. The write current is in a pulse form, and the write current generator sets the pulse width, or magnitude, or both the pulse width and the magnitude of the write current according to the estimated resistance level.Type: ApplicationFiled: December 29, 2008Publication date: December 3, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang, Wen-Pin Lin
-
Publication number: 20090147566Abstract: A phase change memory wherein several phase change storage elements are coupled in series to share a single current source. The current provided by the current source is directed by a plurality of switches. To write/read the phase change storage elements, the invention provides techniques to control the current value generated by the current source and controls the states of the switches. The impedance summation of the phase change storage elements vary with the data stored therein.Type: ApplicationFiled: November 11, 2008Publication date: June 11, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang, Wen-Pin Lin
-
Publication number: 20090141548Abstract: Memories with low power consumption and methods for suppressing current leakage of a memory. The memory cell of the memory has a storage element and a transistor coupled in series. The invention sets a voltage across the transistor approaching to zero when the memory is not been accessed.Type: ApplicationFiled: November 18, 2008Publication date: June 4, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Wen-Pin LIN, Shyh-Shyuan SHEU, Lieh-Chiu LIN, Pei-Chia CHIANG
-
Publication number: 20090135645Abstract: A data programming circuit for storing a writing data into a memory cell is provided. The data programming circuit includes a control circuit and a current generating circuit. The control circuit generates a control signal according to the writing data. The current generating circuit provides a writing current to the memory cell to change a crystalline state of the memory cell. The writing current has a pulse width corresponding to the writing data, and the crystalline state corresponds to the writing data.Type: ApplicationFiled: November 21, 2008Publication date: May 28, 2009Applicants: Industrial Technology Research Institute, Powerchip Semiconductor Corp., Nanya Technology Corporation, ProMOS Technologies Inc., Winbond Electroncs Corp.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang, Wen-Pin Lin
-
Publication number: 20090122599Abstract: An embodiment of a writing system for a phase change memory based on a present application is disclosed. The writing system comprises a first phase change memory (PCM) cell, a second PCM cell, a first writing circuit and a verifying circuit. The first writing circuit executes a writing procedure, receives and writes a first data to the first PCM cell. The verifying circuit executes a verifying procedure and the circuit further comprises a processing unit and a second writing circuit. The processing unit reads and compares the data stored in the second PCM cell with a second data. The second writing circuit writes the second data to the second PCM cell when the data stored in the second PCM cell and the second data are not matched.Type: ApplicationFiled: July 1, 2008Publication date: May 14, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, ProMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Shyh-Shyuan SHEU, Lieh-Chiu LIN, Pei-Chia CHIANG, Wen-Pin LIN
-
Patent number: 7515490Abstract: An organic memory at least includes a number of select lines, a number of data lines, a bit cell array, and a number of digital sensing circuits. The bit cell array includes a number of bit cells, wherein each bit cell includes an organic memory cell and a switch element. Each digital sensing circuit includes a current-to-voltage converter and a sensing block circuit. Therefore, a complete digital sensing mechanism of an organic memory IC is formed and is practicable and suitable for mass-production.Type: GrantFiled: June 12, 2006Date of Patent: April 7, 2009Assignee: Industrial Technology Research InstituteInventors: Jan-Ruei Lin, Shyh-Shyuan Sheu, Wei-Jen Chang
-
Publication number: 20090080243Abstract: Devices controlling a phase change storage element and methods for increasing reliability of a phase change storage element. The invention introduces a first operation mode and a second operation mode. A reference phase change storage element is forced a write current for an ideal conduction period in the first operation mode. In the second operation mode, the invention generates a proper conduction period based on the resistance of the reference phase change storage element, and forces the write current into the controlled phase change storage element for the proper conduction period.Type: ApplicationFiled: June 19, 2008Publication date: March 26, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Pei-Chia Chiang, Shyh-Shyuan Sheu, Lieh-Chiu Lin, Wen-Pin Lin
-
Publication number: 20090010047Abstract: A phase change memory writing circuit is provided. The circuit comprises a writing path and a fast write control unit. The writing path further comprises a current driving unit, a first switch device and a phase change memory cell. The current driving unit is coupled to a high voltage source and outputs a driving current. The first switch device is controlled by a first control signal. The fast write control unit is coupled to the writing path to provide a writing voltage to the writing path. When the first switch device is turned off, the fast write control unit outputs the writing voltage to the writing path. When the first switch device is turned on, the fast write control unit stops outputting the writing voltage to the writing path.Type: ApplicationFiled: December 14, 2007Publication date: January 8, 2009Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang
-
Publication number: 20080316847Abstract: A sensing circuit of a phase change memory. The sensing circuit comprises a storage capacitor and a reference capacitor, a storage memory device and a reference memory device, a storage discharge switch and a reference discharge switch, and an arbitrator. First terminals of the storage capacitor and the reference capacitor are respectively coupled to a pre-charge voltage via first switches. First terminals of the storage memory device and the reference memory device are respectively coupled to the first terminals of the storage capacitor and the reference capacitor. The storage discharge switch and the reference discharge switch are respectively coupled to second terminals of the storage memory device and the reference memory device. The arbitrator is coupled to the first terminals of the storage memory device and the reference memory device and provides an output as a read result of the storage memory device.Type: ApplicationFiled: December 29, 2007Publication date: December 25, 2008Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang
-
Publication number: 20080316803Abstract: A sensing circuit of a phase change memory. The sensing circuit comprises a data current source and a reference current source, a storage memory device and a reference memory device, a storage switch and a reference switch, an auxiliary current source and a comparator. First terminals of the storage memory device and the reference memory device are respectively coupled to the data current source and the reference current source. The storage switch and the reference switch are respectively coupled to second terminals of the storage memory device and the reference memory device. The auxiliary current source is dynamically coupled to the first terminals of the storage memory device and the reference memory device. The comparator is coupled to the first terminals of the storage memory device and the reference memory device.Type: ApplicationFiled: December 31, 2007Publication date: December 25, 2008Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, POWERCHIP SEMICONDUCTOR CORP., NANYA TECHNOLOGY CORPORATION, PROMOS TECHNOLOGIES INC., WINBOND ELECTRONICS CORP.Inventors: Lieh-Chiu Lin, Shyh-Shyuan Sheu, Pei-Chia Chiang
-
Publication number: 20080310217Abstract: A writing circuit for a phase change memory is provided. The writing circuit comprises a driving current generating circuit, a first switch device, a first memory cell and a second switch device. The driving current generating circuit provides a writing current to the first memory cell. The first switch device is coupled to the driving current generating circuit. The first memory cell is coupled between the first switch device and the second switch device. The second switch device is coupled between the first memory cell and a ground, wherein when the driving current generating circuit outputs the writing current to the first memory cell, the second switch device is turned on after the first switch device has been turned on for a first predetermined time period.Type: ApplicationFiled: November 30, 2007Publication date: December 18, 2008Inventors: Pei-Chia Chiang, Shyh-Shyuan Sheu, Lieh-Chiu Lin
-
Publication number: 20080239798Abstract: One embodiment of the invention provides a compensation circuit. The compensation circuit comprises a writing driver, a distance detection circuit, an operating element and an auxiliary writing driver. The writing driver provides a writing current to a writing path. The distance detection circuit is coupled to the writing path to detect a distance that the writing current has travelled and outputs a control signal based on the distance. The operating element is coupled to the writing path. The auxiliary writing driver provides an auxiliary current to the writing path based on the control signal.Type: ApplicationFiled: December 19, 2007Publication date: October 2, 2008Inventors: Shyh-Shyuan Sheu, Lieh-Chiu Lin, Pei-Chia Chiang