Patents by Inventor Simone Rascuna
Simone Rascuna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11949025Abstract: The vertical-conduction electronic power device is formed by a body of wide band gap semiconductor which has a first conductivity type and has a surface, and is formed by a drift region and by a plurality of surface portions delimited by the surface. The electronic device is further formed by a plurality of first implanted regions having a second conductivity type, which extend into the drift region from the surface, and by a plurality of metal portions, which are arranged on the surface. Each metal portion is in Schottky contact with a respective surface portion of the plurality of surface portions so as to form a plurality of Schottky diodes formed by first Schottky diodes and second Schottky diodes, wherein the first Schottky diodes have, at equilibrium, a Schottky barrier having a height different from that of the second Schottky diodes.Type: GrantFiled: July 8, 2021Date of Patent: April 2, 2024Assignee: STMICROELECTRONICS S.R.L.Inventor: Simone Rascuná
-
Patent number: 11935884Abstract: Overvoltage protection circuits are provided. In some embodiments, an overvoltage protection circuit includes a first diode made of a first semiconductor material having a bandgap width greater than that of silicon. A second diode is included and is electrically cross-coupled with the first diode. The second diode is made of a second semiconductor material different from the first semiconductor material.Type: GrantFiled: November 30, 2022Date of Patent: March 19, 2024Assignees: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (TOURS) SASInventors: Jean-Michel Simonnet, Sophie Ngo, Simone Rascuna'
-
Publication number: 20240079237Abstract: Method of manufacturing an electronic device, comprising forming an ohmic contact at an implanted region of a semiconductor body. Forming the ohmic contact provides for performing a high-temperature thermal process for allowing a reaction between a metal material and the material of the semiconductor body, for forming a silicide of the metal material. The step of forming the ohmic contact is performed prior to a step of forming one or more electrical structures which include materials that may be damaged by the high temperature of the thermal process of forming the silicide.Type: ApplicationFiled: August 1, 2023Publication date: March 7, 2024Applicant: STMICROELECTRONICS S.r.l.Inventors: Mario Giuseppe SAGGIO, Cateno Marco CAMALLERI, Gabriele BELLOCCHI, Simone RASCUNA'
-
Patent number: 11916066Abstract: An integrated MOSFET device is formed in a body of silicon carbide and with a first type of conductivity. The body accommodates a first body region, with a second type of conductivity; a JFET region adjacent to the first body region; a first source region, with the first type of conductivity, extending into the interior of the first body region; an implanted structure, with the second type of conductivity, extending into the interior of the JFET region. An isolated gate structure lies partially over the first body region, the first source region and the JFET region. A first metallization layer extends over the first surface and forms, in direct contact with the implanted structure and with the JFET region, a JBS diode.Type: GrantFiled: February 2, 2022Date of Patent: February 27, 2024Assignee: STMicroelectronics S.r.l.Inventors: Mario Giuseppe Saggio, Simone Rascuná
-
Patent number: 11869771Abstract: A manufacturing method of an anchorage element of a passivation layer, comprising: forming, in a semiconductor body made of SiC and at a distance from a top surface of the semiconductor body, a first implanted region having, along a first axis, a first maximum dimension; forming, in the semiconductor body, a second implanted region, which is superimposed to the first implanted region and has, along the first axis, a second maximum dimension smaller than the first maximum dimension; carrying out a process of thermal oxidation of the first implanted region and second implanted region to form an oxidized region; removing said oxidized region to form a cavity; and forming, on the top surface, the passivation layer protruding into the cavity to form said anchorage element fixing the passivation layer to the semiconductor body.Type: GrantFiled: August 26, 2021Date of Patent: January 9, 2024Assignee: STMICROELECTRONICS S.r.l.Inventors: Simone Rascuna′, Mario Giuseppe Saggio
-
Patent number: 11869944Abstract: Merged-PiN-Schottky, MPS, device comprising: a substrate of SiC with a first conductivity; a drift layer of SiC with the first conductivity, on the substrate; an implanted region with a second conductivity, extending at a top surface of the drift layer to form a junction-barrier, JB, diode with the substrate; and a first electrical terminal in ohmic contact with the implanted region and in direct contact with the top surface to form a Schottky diode with the drift layer. The JB diode and the Schottky diode are alternated to each other along an axis: the JB diode has a minimum width parallel to the axis with a first value, and the Schottky diode has a maximum width parallel to the axis with a second value smaller than, or equal to, the first value. A breakdown voltage of the MPS device is greater than, or equal to, 115% of a maximum working voltage of the MPS device in an inhibition state.Type: GrantFiled: July 13, 2021Date of Patent: January 9, 2024Assignee: STMICROELECTRONICS S.R.L.Inventors: Simone Rascuná, Mario Giuseppe Saggio
-
Patent number: 11854809Abstract: A manufacturing method of an electronic device includes: forming a drift layer of an N type; forming a trench in the drift layer; forming an edge-termination structure alongside the trench by implanting dopant species of a P type; and forming a depression region between the trench and the edge-termination structure by digging the drift layer. The steps of forming the depression region and the trench are carried out at the same time. The step of forming the depression region comprises patterning the drift layer to form a structural connection with the edge-termination structure having a first slope, and the step of forming the trench comprises etching the drift layer to define side walls of the trench, which have a second slope steeper than the first slope.Type: GrantFiled: December 5, 2022Date of Patent: December 26, 2023Assignee: STMICROELECTRONICS S.r.l.Inventors: Edoardo Zanetti, Simone Rascuna', Mario Giuseppe Saggio, Alfio Guarnera, Leonardo Fragapane, Cristina Tringali
-
Publication number: 20230411158Abstract: A method for manufacturing an electronic device based on SiC includes forming a structural layer of SiC on a front side of a substrate. The substrate has a back side that is opposite to the front side along a direction. Active regions of the electronic device are formed in the structure layer, and the active regions are configured to generate or conduct electric current during the use of the electronic device. A first electric terminal is formed on the structure layer, and an intermediate layer is formed at the back side of the substrate. The intermediate layer is heated by a LASER beam in order to generate local heating such as to favor the formation of an ohmic contact of Titanium compounds. A second electric terminal of the electronic device is formed on the intermediate layer.Type: ApplicationFiled: August 31, 2023Publication date: December 21, 2023Applicant: STMicroelectronics S.r.l.Inventors: Simone RASCUNA', Paolo BADALA', Anna BASSI, Mario Giuseppe SAGGIO, Giovanni FRANCO
-
Publication number: 20230343831Abstract: A method for manufacturing a SiC-based electronic device, that includes implanting, at a front side of a solid body of SiC having a conductivity of N type, dopant species of P type, thus forming an implanted region that extends in depth in the solid body starting from the front side and has a top surface co-planar with said front side; and generating a laser beam directed towards the implanted region in order to generate heating of the implanted region at temperatures comprised between 1500° C. and 2600° C. so as to form an ohmic contact region including one or more carbon-rich layers, for example graphene and/or graphite layers, in the implanted region and, simultaneously, activation of the dopant species of P type.Type: ApplicationFiled: April 28, 2023Publication date: October 26, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Simone RASCUNA', Paolo BADALA', Anna BASSI, Gabriele BELLOCCHI
-
Publication number: 20230326975Abstract: An electronic device includes a solid body of SiC having a surface and having a first conductivity type. A first implanted region and a second implanted region have a second conductivity type and extend into the solid body in a direction starting from the surface and delimit between them a surface portion of the solid body. A Schottky contact is on the surface and in direct contact with the surface portion. Ohmic contacts are on the surface and in direct contact with the first and second implanted regions. The solid body includes an epitaxial layer including the surface portion and a bulk portion. The surface portion houses a plurality of doped sub-regions which extend in succession one after another in the direction, are of the first conductivity type, and have a respective conductivity level higher than that of the bulk portion.Type: ApplicationFiled: June 13, 2023Publication date: October 12, 2023Applicant: STMicroelectronics S.r.l.Inventors: Simone RASCUNA, Claudio CHIBBARO
-
Patent number: 11784049Abstract: A method for manufacturing an electronic device based on SiC includes forming a structural layer of SiC on a front side of a substrate. The substrate has a back side that is opposite to the front side along a direction. Active regions of the electronic device are formed in the structure layer, and the active regions are configured to generate or conduct electric current during the use of the electronic device. A first electric terminal is formed on the structure layer, and an intermediate layer is formed at the back side of the substrate. The intermediate layer is heated by a LASER beam in order to generate local heating such as to favor the formation of an ohmic contact of Titanium compounds. A second electric terminal of the electronic device is formed on the intermediate layer.Type: GrantFiled: March 3, 2021Date of Patent: October 10, 2023Assignee: STMicroelectronics S.r.l.Inventors: Simone Rascuna', Paolo Badala', Anna Bassi, Mario Giuseppe Saggio, Giovanni Franco
-
Publication number: 20230299173Abstract: Method for manufacturing an electronic device, comprising the steps of: forming, at a front side of a solid body of 4H-SiC having a first electrical conductivity, at least one implanted region having a second electrical conductivity opposite to the first electrical conductivity; forming, on the front side, a 3C-SiC layer; and forming, in the 3C-SiC layer, an ohmic contact region which extends through the entire thickness of the 3C-SiC layer, up to reaching the implanted region. A silicon layer may be present on the 3C-SiC layer; in this case, the ohmic contact also extends through the silicon layer.Type: ApplicationFiled: March 8, 2023Publication date: September 21, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Simone RASCUNA', Fabrizio ROCCAFORTE, Gabriele BELLOCCHI, Marilena VIVONA
-
Publication number: 20230299148Abstract: A method for manufacturing an electronic device includes forming, at a front side of a solid body of 4H-SiC having a first electrical conductivity, at least one implanted region having a second electrical conductivity opposite to the first electrical conductivity; forming, on the front side, a 3C-SiC layer; and forming, in the 3C-SiC layer, an ohmic contact region which extends through the entire thickness of the 3C-SiC layer, up to reaching the implanted region. A silicon layer may be present on the 3C-SiC layer; in this case, the ohmic contact also extends through the silicon layer.Type: ApplicationFiled: March 14, 2023Publication date: September 21, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Simone RASCUNA', Fabrizio ROCCAFORTE, Gabriele BELLOCCHI, Marilena VIVONA
-
Publication number: 20230298887Abstract: Process for manufacturing a 3C-SiC layer, comprising the steps of: providing a wafer of 4H-SiC, provided with a surface; heating, through a LASER beam, a selective portion of the wafer at least up to a melting temperature of the material of the selective portion; allowing the cooling and crystallization of the melted selective portion, thus forming the 3C-SiC layer, a Silicon layer on the 3C-SiC layer and a carbon-rich layer above the Silicon layer; completely removing the carbon-rich layer and the Silicon layer, exposing the 3C-SiC layer. If the Silicon layer is maintained on the 4H-SiC wafer, the process leads to the formation of a Silicon layer on the 4H-SiC wafer. The 3C-SiC or Silicon layer thus formed may be used for the integration, even only partial, of electrical or electronic components.Type: ApplicationFiled: March 9, 2023Publication date: September 21, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Gabriele BELLOCCHI, Simone RASCUNA', Paolo BADALA', Anna BASSI
-
Publication number: 20230282757Abstract: A device for detecting UV radiation, comprising: a SiC substrate having an N doping; a SiC drift layer having an N doping, which extends over the substrate; a cathode terminal; and an anode terminal. The anode terminal comprises: a doped anode region having a P doping, which extends in the drift layer; and an ohmic-contact region including one or more carbon-rich layers, in particular graphene and/or graphite layers, which extends in the doped anode region. The ohmic-contact region is transparent to the UV radiation to be detected.Type: ApplicationFiled: March 9, 2023Publication date: September 7, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Simone RASCUNÁ, Gabriele BELLOCCHI, Paolo BADALÁ, Isodiana CRUPI
-
Patent number: 11715769Abstract: An electronic device includes a solid body of SiC having a surface and having a first conductivity type. A first implanted region and a second implanted region have a second conductivity type and extend into the solid body in a direction starting from the surface and delimit between them a surface portion of the solid body. A Schottky contact is on the surface and in direct contact with the surface portion. Ohmic contacts are on the surface and in direct contact with the first and second implanted regions. The solid body includes an epitaxial layer including the surface portion and a bulk portion. The surface portion houses a plurality of doped sub-regions which extend in succession one after another in the direction, are of the first conductivity type, and have a respective conductivity level higher than that of the bulk portion.Type: GrantFiled: July 14, 2021Date of Patent: August 1, 2023Assignee: STMicroelectronics S.r.l.Inventors: Simone Rascuna, Claudio Chibbaro
-
Patent number: 11670685Abstract: A method for manufacturing a SiC-based electronic device, that includes implanting, at a front side of a solid body of SiC having a conductivity of N type, dopant species of P type, thus forming an implanted region that extends in depth in the solid body starting from the front side and has a top surface co-planar with said front side; and generating a laser beam directed towards the implanted region in order to generate heating of the implanted region at temperatures comprised between 1500° C. and 2600° C. so as to form an ohmic contact region including one or more carbon-rich layers, for example graphene and/or graphite layers, in the implanted region and, simultaneously, activation of the dopant species of P type.Type: GrantFiled: April 8, 2021Date of Patent: June 6, 2023Assignee: STMICROELECTRONICS S.R.L.Inventors: Simone Rascuná, Paolo Badalá, Anna Bassi, Gabriele Bellocchi
-
Publication number: 20230170271Abstract: An electronic device, comprising: a semiconductor body of silicon carbide; an insulating layer on a surface of the semiconductor body; a layer of metal material extending in part on the surface of the semiconductor body and in part on the insulating layer; a SiN interface layer on the layer of metal material and the insulating layer; a passivation layer on the interface layer; and an anchoring element that protrudes from the passivation layer towards the first insulating layer and extends in the first insulating layer underneath the interface layer.Type: ApplicationFiled: November 16, 2022Publication date: June 1, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Valeria PUGLISI, Gabriele BELLOCCHI, Simone RASCUNA'
-
Publication number: 20230170390Abstract: An electronic device comprising: a semiconductor body of silicon carbide; a first insulating layer on a first surface of the semiconductor body, of a first material with electrical-insulator or dielectric characteristics; a first layer of metal material extending in part on the first surface of the semiconductor body and in part on the first insulating layer; an interface layer on the first layer of metal material and on the first insulating layer, of a second material different from the first material; and a passivation layer of the first material on the interface layer. The first material is silicon oxide, and the second material is silicon nitride.Type: ApplicationFiled: September 9, 2022Publication date: June 1, 2023Applicant: STMICROELECTRONICS S.r.l.Inventors: Simone RASCUNA', Valeria PUGLISI, Gabriele BELLOCCHI
-
Publication number: 20230108617Abstract: Overvoltage protection circuits are provided. In some embodiments, an overvoltage protection circuit includes a first diode made of a first semiconductor material having a bandgap width greater than that of silicon. A second diode is included and is electrically cross-coupled with the first diode. The second diode is made of a second semiconductor material different from the first semiconductor material.Type: ApplicationFiled: November 30, 2022Publication date: April 6, 2023Applicants: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (TOURS) SASInventors: Jean-Michel SIMONNET, Sophie NGO, Simone RASCUNA'