Patents by Inventor So-young Lim
So-young Lim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9059067Abstract: A semiconductor device includes an interposer mounting a semiconductor chip. The interposer includes a silicon substrate having a recessed region formed on a first surface, a first through via penetrating a first region of the silicon substrate from the first surface to an opposing second surface, an insulator disposed in the recessed region, and a first wire pattern at least partially disposed on the insulator and electrically connecting the first through via to the semiconductor chip.Type: GrantFiled: September 19, 2011Date of Patent: June 16, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-seok Choi, So-young Lim, In-won O
-
Patent number: 9059162Abstract: A COF substrate may include a base film, first upper conductive patterns, at least one second upper conductive pattern and lower conductive patterns. The first upper conductive patterns may be arranged on an upper surface of the base film. Each of the first upper conductive patterns may have an inner pattern and an outer pattern spaced apart from each other. The second upper conductive pattern may be arranged on the upper surface of the base film between the first upper conductive patterns. The lower conductive patterns may be arranged on a lower surface of the base film. The lower conductive patterns may be electrically connected between the inner pattern and the outer pattern. Thus, conductive materials causing a short between the panel patterns may not exist between the inner pattern and the outer pattern on the upper surface of the base film.Type: GrantFiled: July 2, 2013Date of Patent: June 16, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Kyu Ha, Kwan-Jai Lee, Jae-Min Jung, Kyong-Soon Cho, Na-Rae Shin, Kyoung-Suk Yang, Pa-Lan Lee, So-Young Lim
-
Publication number: 20140327148Abstract: A chip on film (COF) package includes a film substrate, first leads on a first surface of the film substrate, the first leads having a first length, and second leads on the first surface of the film substrate, the second leads having a second length larger than the first length, first via plugs penetrating the film substrate and connected to first ends of the first leads, and second via plugs penetrating the film substrate and connected to first ends of the second leads, and first connection leads on a second surface of the film substrate facing the first surface, the first connection leads having first ends connected to the first via plugs, and second connection leads on the second surface of the film substrate, the second connection leads having first ends electrically connected to the second via plugs.Type: ApplicationFiled: April 23, 2014Publication date: November 6, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: So-Young LIM, Na-Rae SHIN, Jeong-Kyu HA, Kyoung-Suk YANG, Pa-Lan LEE
-
Publication number: 20140246687Abstract: A chip on film package includes a flexible base film having a first surface and a second surface opposite to each other that includes at least one through hole therein, a plurality of wirings disposed on the first surface and the second surface of the base film, respectively, that include a first lead and a second lead connected to each other through the at least one through hole, and a display panel driving chip and a touch panel sensor chip, each mounted on any one of the first surface and the second surface of the base film, wherein at least one of the display panel driving panel and the touch panel sensor chip is electrically connected to the first and second leads.Type: ApplicationFiled: March 3, 2014Publication date: September 4, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong-Kyu Ha, Kwan-Jai Lee, Jae-Min Jung, Kyong-Soon Cho, Na-Rae Shin, Kyoung-Suk Yang, Pa-Lan Lee, So-Young Lim
-
Publication number: 20140054793Abstract: A COF substrate may include a base film, first upper conductive patterns, at least one second upper conductive pattern and lower conductive patterns. The first upper conductive patterns may be arranged on an upper surface of the base film. Each of the first upper conductive patterns may have an inner pattern and an outer pattern spaced apart from each other. The second upper conductive pattern may be arranged on the upper surface of the base film between the first upper conductive patterns. The lower conductive patterns may be arranged on a lower surface of the base film. The lower conductive patterns may be electrically connected between the inner pattern and the outer pattern. Thus, conductive materials causing a short between the panel patterns may not exist between the inner pattern and the outer pattern on the upper surface of the base film.Type: ApplicationFiled: July 2, 2013Publication date: February 27, 2014Inventors: Jeong-Kyu Ha, Kwan-Jai Lee, Jae-Min Jung, Kyong-Soon Cho, Na-Rae Shin, Kyoung-Suk Yang, Pa-Lan Lee, So-Young Lim
-
Patent number: 8581373Abstract: A tape package providing a plurality of input and output portions each having a minimum pitch. The tape package includes a tape wiring substrate including first and second wirings, and a semiconductor chip mounted on the tape wiring substrate, and including a first edge, a first pad disposed adjacent to the first edge, and a second pad disposed to be farther spaced apart from the first edge than the first pad, where the first wiring is connected to a portion of the first pad that is spaced from the first edge by a first distance, and where the second wiring is connected to a portion of the second pad that is spaced from the first edge by a second distance that is greater than the first distance.Type: GrantFiled: September 1, 2011Date of Patent: November 12, 2013Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Dong-han Kim, So-young Lim
-
Patent number: 8502084Abstract: A semiconductor chip carrier having multiple conductive layers separated from each other by dielectric layers, a chip bonding position at an intermediate portion of a top surface of the semiconductor chip carrier, and a bonding region spaced apart from the chip bonding position. The bonding region includes a first bonding region closest to the chip bonding position, a second bonding region most distant from the chip bonding position, and a third bonding region positioned between the first bonding region and the second bonding region. The first bonding region, the second bonding region and the third bonding region are electrically insulated from each other and the first bonding region is configured to carry a first voltage, the second bonding region is configured to carry a second voltage and the third bonding region is configured to carry a third voltage that is less than the first voltage and less than the second voltage.Type: GrantFiled: May 3, 2010Date of Patent: August 6, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Eun seok Song, Hee seok Lee, Hyun-a Kim, So-young Lim
-
Patent number: 8436462Abstract: A semiconductor housing package may be provided. The semiconductor housing package may include a mold layer, a housing chip, a redistribution structure, and a housing node. The mold layer may surround and partially expose the housing chip. The redistribution structure may be electrically connected to the housing chip and may be disposed on the mold layer. The housing node may be in contact with the redistribution structures. The semiconductor housing package may be disposed on a semiconductor base package and may constitute a semiconductor package structure along with the semiconductor base package. The semiconductor package structure may be disposed on a processor-based system.Type: GrantFiled: March 25, 2011Date of Patent: May 7, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Han Kim, Sung-Woo Park, Jin-Woo Park, So-Young Lim, Jung-Hwan Kim, Kwang-Jin Bae, Pa-Lan Lee
-
Patent number: 8384407Abstract: A test pad structure may include a plurality of test pads and a plurality of connection leads. A plurality of the test pads may be sequentially arranged from a wiring pattern on a substrate and arranged in rows parallel with one another. The plurality of the test pads may include a first group of test pads having at least one pad arranged in a first row and a second group of test pads having at least two pads. A plurality of the connection leads may extend from end portions of the wiring pattern to be connected to the plurality of test pads. A plurality of the connection leads may include at least one inner lead passing between the at least two pads of the second group of the test pads arranged in a second row closest to the first group of the test pads. The at least one inner lead may be connected to at least one pad of the at least two pads of the second group of the test pads arranged in a third row next to the second row.Type: GrantFiled: June 22, 2009Date of Patent: February 26, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: So-Young Lim, Sang-Heul Lee
-
Publication number: 20120138968Abstract: Provided are a semiconductor package with a reduced lead pitch, and a display panel assembly having the semiconductor package. The semiconductor package includes a film having a hole formed therein, a plating pattern formed under the film and forming a wire; a semiconductor chip placed in the hole and electrically connected to the plating pattern; and a first passivation layer formed at a side opposite to the semiconductor chip about the plating pattern and protecting the plating pattern.Type: ApplicationFiled: September 22, 2011Publication date: June 7, 2012Inventors: Na-Rae Shin, So-Young Lim, Chul-Woo Kim, Ye-Chung Chung
-
Publication number: 20120126431Abstract: A semiconductor package having improved EMI and crosstalk characteristics is provided. The semiconductor package includes a semiconductor package including a substrate, at least one first semiconductor chip formed on a top surface of the substrate and electrically connected to the substrate, and at least one second semiconductor chip formed on a top surface of the first semiconductor chip and electrically connected to the first semiconductor chip, wherein first and second conductive layers are formed on the top surfaces of the first semiconductor chip and the second semiconductor chip, respectively, and the first conductive layer and the second conductive layer are connected to a ground portion.Type: ApplicationFiled: October 21, 2011Publication date: May 24, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Hoon KIM, So-Young LIM, In-Ho CHOI
-
Publication number: 20120091468Abstract: A semiconductor device includes an interposer mounting a semiconductor chip.Type: ApplicationFiled: September 19, 2011Publication date: April 19, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yun-seok Choi, So-young Lim, In-won O
-
Publication number: 20120085383Abstract: A solar cell module having a reduced thickness using a flip-chip approach includes a transparent substrate, a transparent electrode interconnection disposed on the transparent substrate, and a plurality of solar cells disposed on the transparent electrode interconnection, each solar cell having at least one protrusion formed on one surface of the solar cell, the protrusion being bonded to the transparent electrode interconnection.Type: ApplicationFiled: June 14, 2011Publication date: April 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Sang Cho, So-Young Lim, Tae-Hong Min, Ki-Won Choi
-
Publication number: 20120085393Abstract: A solar cell module includes a circuit board, a plurality of solar cells disposed on a first surface of the circuit board, a plurality of metal terminals formed on the first surface of the circuit board, and a plurality of wires electrically connecting the plurality of solar cells and the metal terminals. The circuit board has a second surface opposite to the first surface, the rear surface comprising openings corresponding to the metal terminals, the openings exposing the metal terminals to an exterior of the solar cell module, thus forming contact terminals for the solar cell module.Type: ApplicationFiled: June 7, 2011Publication date: April 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Sang Cho, So-Young Lim, Tae-Hong Min
-
Publication number: 20120068349Abstract: A tape package providing a plurality of input and output portions each having a minimum pitch. The tape package includes a tape wiring substrate including first and second wirings, and a semiconductor chip mounted on the tape wiring substrate, and including a first edge, a first pad disposed adjacent to the first edge, and a second pad disposed to be farther spaced apart from the first edge than the first pad, where the first wiring is connected to a portion of the first pad that is spaced from the first edge by a first distance, and where the second wiring is connected to a portion of the second pad that is spaced from the first edge by a second distance that is greater than the first distance.Type: ApplicationFiled: September 1, 2011Publication date: March 22, 2012Applicant: Samsung Electronics Co., LtdInventors: Dong-han Kim, So-young Lim
-
Publication number: 20110233755Abstract: A semiconductor housing package may be provided. The semiconductor housing package may include a mold layer, a housing chip, a redistribution structure, and a housing node. The mold layer may surround and partially expose the housing chip. The redistribution structure may be electrically connected to the housing chip and may be disposed on the mold layer. The housing node may be in contact with the redistribution structures. The semiconductor housing package may be disposed on a semiconductor base package and may constitute a semiconductor package structure along with the semiconductor base package. The semiconductor package structure may be disposed on a processor-based system.Type: ApplicationFiled: March 25, 2011Publication date: September 29, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Han Kim, Sung-Woo Park, Jin-Woo Park, So-Young Lim, Jung-Hwan Kim, Kwang-Jin Bae, Pa-Lan Lee
-
Patent number: 7936232Abstract: A substrate for a semiconductor package includes a dielectric substrate, a circuit pattern formed on a first surface of the dielectric substrate, and an electromagnetic band gap (EGB) pattern. The EGB pattern includes multiple unit structures formed on a second surface of the dielectric substrate, where each unit structure includes a flat conductor electrically connected to the circuit pattern through a ground connection, and multiple spiral-patterned conductors electrically connected to the flat conductor. The second surface is formed on an opposite side of the dielectric substrate from the first surface. Each flat conductor is electrically connected to a flat conductor of another one of the unit structures. At least one of the spiral-patterned conductors in each one of the unit structures is electrically connected to another one of the spiral-patterned conductors.Type: GrantFiled: June 28, 2010Date of Patent: May 3, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-seok Song, Hee-seok Lee, So-young Lim
-
Publication number: 20100276189Abstract: In a method of multiple-bit programming of a three-dimensional memory device having arrays of memory cells that extend in horizontal and vertical directions relative to a substrate, the method comprises first programming a memory cell to be programmed to one among a first set of states. At least one neighboring memory cell that neighbors the memory cell to be programmed to one among the first set of states is then first programmed. Following the first programming of the at least one neighboring memory cell, second programming the memory cell to be programmed to one among a second set of states, wherein the second set of states has a number of states that is greater than the number of states in the first set of states.Type: ApplicationFiled: May 3, 2010Publication date: November 4, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eun seok Song, Hee seok Lee, Hyun-a Kim, So-young Lim
-
Publication number: 20100264524Abstract: A substrate for a semiconductor package includes a dielectric substrate, a circuit pattern formed on a first surface of the dielectric substrate, and an electromagnetic band gap (EGB) pattern. The EGB pattern includes multiple unit structures formed on a second surface of the dielectric substrate, where each unit structure includes a flat conductor electrically connected to the circuit pattern through a ground connection, and multiple spiral-patterned conductors electrically connected to the flat conductor. The second surface is formed on an opposite side of the dielectric substrate from the first surface. Each flat conductor is electrically connected to a flat conductor of another one of the unit structures. At least one of the spiral-patterned conductors in each one of the unit structures is electrically connected to another one of the spiral-patterned conductors.Type: ApplicationFiled: June 28, 2010Publication date: October 21, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eun-seok SONG, Hee-seok LEE, So-young LIM
-
Patent number: 7760044Abstract: A substrate for a semiconductor package comprises a dielectric substrate, a circuit pattern, and an electromagnetic band gap (EBG) pattern. The circuit pattern is formed on a first surface of the dielectric substrate and is connected to ground via a ground connection. The electromagnetic band gap (EBG) pattern comprises a plurality of zigzag unit structures formed on a second surface of the dielectric substrate, wherein the second surface is formed on an opposite side of the dielectric substrate from the first surface; the zigzag unit structures are electrically connected to each other; and at least one of the zigzag unit structures is electrically connected to the ground connection.Type: GrantFiled: June 12, 2007Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-seok Song, Hee-seok Lee, So-young Lim