Patents by Inventor Soo-Nam Jung
Soo-Nam Jung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200019508Abstract: A memory device includes a plurality of bit lines extending in a first direction and arranged in a second direction perpendicular to the first direction; a page buffer circuit including a plurality of page buffers which are electrically coupled to the plurality of bit lines; and a cache circuit including a plurality of caches which are electrically coupled to the plurality of page buffers, wherein the page buffer circuit is divided into a plurality of page buffer regions and is laid out at both sides of the cache circuit in the first direction.Type: ApplicationFiled: December 4, 2018Publication date: January 16, 2020Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG
-
Publication number: 20200004680Abstract: A memory device includes a plurality of bit lines; a page buffer circuit including a plurality of page buffers which are electrically coupled to the plurality of bit lines; and a cache circuit including a plurality of caches which are electrically coupled to the plurality of page buffers, wherein a number of stages of the page buffer circuit is less than a number of stages of the cache circuit.Type: ApplicationFiled: November 21, 2018Publication date: January 2, 2020Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG
-
Publication number: 20190362792Abstract: A semiconductor memory device includes a memory structural body including first and second planes each of which includes memory cells coupled to word lines extending in a first direction and bit lines extending in a second direction and which are disposed along the first direction; and a logic structural body disposed between a substrate and the memory structural body, and including a row decoder. The row decoder includes a pass transistor circuit which is coupled in common to the first and second planes and a block switch circuit which controls the pass transistor circuit. The block switch circuit is disposed in first and second plane regions of the logic structural body which overlap with the first and second planes in a third direction perpendicular to the first and second directions, and the pass transistor circuit is disposed in an interval region between the first and second plane regions.Type: ApplicationFiled: September 17, 2018Publication date: November 28, 2019Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Soo-Nam Jung
-
Patent number: 10446565Abstract: A semiconductor memory device includes first and second memory blocks each including conductive and dielectric layers alternately stacked over a semiconductor layer disposed over a substrate, and disposed adjacent to each other in a first direction; a dummy block disposed over the semiconductor layer, and provided between the first and second memory blocks; first pass transistors formed over the substrate below the first memory block, and coupled to conductive layers, respectively, of the first memory block; second pass transistors formed over the substrate below the second memory block, and coupled to conductive layers, respectively, of the second memory block; bottom global row lines between the first and second pass transistors and the semiconductor layer, and each coupled to one of the first pass transistors and one of the second pass transistors; and top global row lines formed over the dummy block, and coupled to the bottom global row lines.Type: GrantFiled: December 28, 2017Date of Patent: October 15, 2019Assignee: SK hynix Inc.Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Soo-Nam Jung
-
Patent number: 10388663Abstract: A memory device includes a substrate, channel structures disposed over the substrate and extending in a first direction perpendicular to a top surface of the substrate, a plurality of gate lines surrounding the channel structures and stacked over the substrate along the first direction, and a wiring line disposed at the same layer as at least one of the gate lines.Type: GrantFiled: January 24, 2018Date of Patent: August 20, 2019Assignee: SK hynix Inc.Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Soo-Nam Jung
-
Publication number: 20190237472Abstract: A semiconductor memory device comprises a memory cell array disposed on a substrate, a plurality of bit lines disposed on the a memory cell array, each bit line extending in a first direction parallel to the top surface of the substrate and divided into a first bit line section and a second bit line section, and a plurality of source line pads disposed at the same layer as the bit lines between the first bit line sections of the bit lines and the second bit line sections of the bit lines.Type: ApplicationFiled: July 20, 2018Publication date: August 1, 2019Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG
-
Patent number: 10319416Abstract: A memory device includes a memory cell array; bit lines including even and odd bit lines extending in a first direction and alternately disposed; cache latches including even cache latches which exchange data with the memory cell array through the even bit lines and odd cache latches which exchange data with the memory cell array through the odd bit lines; 2^k data lines, where k is a natural number equal to or greater than 2, respectively corresponding to 2^k input/output pins; and column merge units respectively allocated to the input/output pins, and each suitable for coupling any one of the even cache latches or any one of the odd cache latches to a data line corresponding to an input/output pin to which it is allocated. A pitch of the column merge units in a second direction intersecting the first direction is greater than a pitch of the cache latches.Type: GrantFiled: October 25, 2017Date of Patent: June 11, 2019Assignee: SK hynix Inc.Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Soo-Nam Jung
-
Publication number: 20190115357Abstract: A semiconductor memory device includes a logic structure including a peripheral circuit element which is formed over a substrate, a bottom dielectric layer which covers the peripheral circuit element and a bottom wiring line which is disposed in the bottom dielectric layer and is coupled to the peripheral circuit element; a memory structure stacked over the logic structure in a first direction perpendicular to a top surface of the substrate; a bit line disposed over a first top dielectric layer which covers the memory structure, extending in a second direction parallel to the top surface of the substrate, and divided into first and second bit line sections; and a power pad disposed over the first top dielectric layer between the first bit line section and the second bit line section, and coupled to the bottom wiring line through a power coupling contact which passes through the memory structure.Type: ApplicationFiled: March 8, 2018Publication date: April 18, 2019Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG
-
Publication number: 20190067316Abstract: A memory device includes a substrate, channel structures disposed over the substrate and extending in a first direction perpendicular to a top surface of the substrate, a plurality of gate lines surrounding the channel structures and stacked over the substrate along the first direction, and a wiring line disposed at the same layer as at least one of the gate lines.Type: ApplicationFiled: January 24, 2018Publication date: February 28, 2019Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG
-
Publication number: 20190043872Abstract: A semiconductor memory device includes first and second memory blocks each including conductive and dielectric layers alternately stacked over a semiconductor layer disposed over a substrate, and disposed adjacent to each other in a first direction; a dummy block disposed over the semiconductor layer, and provided between the first and second memory blocks; first pass transistors formed over the substrate below the first memory block, and coupled to conductive layers, respectively, of the first memory block; second pass transistors formed over the substrate below the second memory block, and coupled to conductive layers, respectively, of the second memory block; bottom global row lines between the first and second pass transistors and the semiconductor layer, and each coupled to one of the first pass transistors and one of the second pass transistors; and top global row lines formed over the dummy block, and coupled to the bottom global row lines.Type: ApplicationFiled: December 28, 2017Publication date: February 7, 2019Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Soo-Nam Jung
-
Publication number: 20190013050Abstract: A memory device includes a memory cell array; bit lines including even and odd bit lines extending in a first direction and alternately disposed; cache latches including even cache latches which exchange data with the memory cell array through the even bit lines and odd cache latches which exchange data with the memory cell array through the odd bit lines; 2?k data lines, where k is a natural number equal to or greater than 2, respectively corresponding to 2?k input/output pins; and column merge units respectively allocated to the input/output pins, and each suitable for coupling any one of the even cache latches or any one of the odd cache latches to a data line corresponding to an input/output pin to which it is allocated. A pitch of the column merge units in a second direction intersecting the first direction is greater than a pitch of the cache latches.Type: ApplicationFiled: October 25, 2017Publication date: January 10, 2019Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG
-
Patent number: 10141326Abstract: A semiconductor memory device includes a peripheral circuit element provided over a lower substrate; an upper substrate provided over an interlayer dielectric layer which partially covers the peripheral circuit element; a memory cell array including a channel structure which extends in a first direction perpendicular to a top surface of the upper substrate and a plurality of gate lines which are stacked over the upper substrate to surround the channel structure; and a plurality of transistors electrically coupling the gate lines to the peripheral circuit element. The transistors include a gate electrode provided over the interlayer dielectric layer and disposed to overlap with the memory cell array in the first direction; a plurality of vertical channels passing through the gate electrode in the first direction and electrically coupled to the gate lines, respectively; and gate dielectric layers disposed between the vertical channels and the gate electrode.Type: GrantFiled: January 31, 2018Date of Patent: November 27, 2018Assignee: SK Hynix Inc.Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Sang-Hyun Sung, Seong-Hun Jung, Soo-Nam Jung
-
Patent number: 10062765Abstract: A nonvolatile memory device includes bit lines arranged in a first direction over a substrate; a memory cell array disposed between the substrate and the bit lines, and including a plurality of planes which are arranged in a second direction perpendicular to the first direction; page buffer circuits disposed between the substrate and the memory cell array; contact pads disposed between the substrate and the memory cell array, the contact pads being suitable for electrically coupling the bit lines and the page buffer circuits; and routing lines disposed at the same layer as the contact pads, and extending in the second direction, wherein the contact pads are disposed to overlap with at least two lines which are arranged in the second direction, and the routing lines are formed in a bent pattern to pass between the contact pads which are disposed to overlap with different lines.Type: GrantFiled: July 17, 2017Date of Patent: August 28, 2018Assignee: SK Hynix Inc.Inventors: Sung-Lae Oh, Dong-Hyuk Kim, Soo-Nam Jung, Je-Hyun Choi
-
Publication number: 20180197967Abstract: A nonvolatile memory device includes bit lines arranged in a first direction over a substrate; a memory cell array disposed between the substrate and the bit lines, and including a plurality of planes which are arranged in a second direction perpendicular to the first direction; page buffer circuits disposed between the substrate and the memory cell array; contact pads disposed between the substrate and the memory cell array, the contact pads being suitable for electrically coupling the bit lines and the page buffer circuits; and routing lines disposed at the same layer as the contact pads, and extending in the second direction, wherein the contact pads are disposed to overlap with at least two lines which are arranged in the second direction, and the routing lines are formed in a bent pattern to pass between the contact pads which are disposed to overlap with different lines.Type: ApplicationFiled: July 17, 2017Publication date: July 12, 2018Inventors: Sung-Lae OH, Dong-Hyuk KIM, Soo-Nam JUNG, Je-Hyun CHOI
-
Patent number: 10020062Abstract: A nonvolatile memory device includes well regions formed in a substrate and arranged in a first direction; a memory block including sub blocks which are formed over the substrate and correspond to the well regions, respectively; and bit lines disposed over the memory block, and extending in the first direction. Each of the sub blocks includes channel layers which are formed in a vertical direction between a corresponding well region and the bit lines, word lines and at least one drain select line and at least one erase prevention line, which are stacked over the substrate along the channel layers. In an erase operation, an erase voltage is applied to a well region corresponding to a selected sub block and an erase preventing voltage is applied to an erase prevention line included in an unselected sub block, the erase voltage may be prevented from being transferred to the unselected sub block.Type: GrantFiled: October 25, 2017Date of Patent: July 10, 2018Assignee: SK Hynix Inc.Inventors: Sung-Lae Oh, Jin-Ho Kim, Dong-Hyuk Kim, Soo-Nam Jung
-
Patent number: 9460793Abstract: A semiconductor memory device may include: a memory cell array having a plurality of memory cells, a plurality of word lines and a plurality of bit lines; a page buffer block including N number of sub page buffer blocks which are arranged in a bit line direction and each of which includes a plurality of page buffers arranged in a word line direction and a bit line direction; common internal data lines respectively corresponding to the sub page buffer blocks; and a page buffer decoder including page buffer selection units which are electrically coupled between the page buffers included in each sub page buffer block and a common internal data line corresponding to the sub page buffer block and which electrically couple the page buffers included in the sub page buffer block selectively to the common internal data line.Type: GrantFiled: September 21, 2015Date of Patent: October 4, 2016Assignee: SK HYNIX INC.Inventors: Sung Lae Oh, Soo Nam Jung
-
Patent number: 9324732Abstract: A three-dimensional (3D) non-volatile semiconductor memory device including a U-shaped channel structure is disclosed. The 3D non-volatile semiconductor memory device includes a pipe gate, an upper pipe channel disposed in the pipe gate at a first depth, a first lower pipe channel disposed in the pipe gate at a second depth different from the first depth, and neighboring the upper pipe channel in a first direction, and a second lower pipe channel disposed in the pipe gate at the second depth, and neighboring the upper pipe channel in a second direction perpendicular to the first direction, wherein the upper pipe channel and the lower pipe channels have the same length.Type: GrantFiled: February 5, 2015Date of Patent: April 26, 2016Assignee: SK HYNIX INC.Inventors: Sung Lae Oh, Go Hyun Lee, Chang Man Son, Soo Nam Jung
-
Publication number: 20160020221Abstract: A three-dimensional (3D) non-volatile semiconductor memory device including a U-shaped channel structure is disclosed. The 3D non-volatile semiconductor memory device includes a pipe gate, an upper pipe channel disposed in the pipe gate at a first depth, a first lower pipe channel disposed in the pipe gate at a second depth different from the first depth, and neighboring the upper pipe channel in a first direction, and a second lower pipe channel disposed in the pipe gate at the second depth, and neighboring the upper pipe channel in a second direction perpendicular to the first direction, wherein the upper pipe channel and the lower pipe channels have the same length.Type: ApplicationFiled: February 5, 2015Publication date: January 21, 2016Inventors: Sung Lae OH, Go Hyun LEE, Chang Man SON, Soo Nam JUNG
-
Patent number: 9230981Abstract: Provided are a semiconductor device. The semiconductor device includes a memory block including a drain select line, word lines, and a source select line, which are spaced apart from one another and stacked in a direction perpendicular to a semiconductor substrate; and a peripheral circuit including a switching device connected to a bit line, which is disposed under a vertical channel layer vertically passing through the drain select line, the word lines, and the source select line.Type: GrantFiled: July 31, 2014Date of Patent: January 5, 2016Assignee: SK Hynix Inc.Inventors: Sung Lae Oh, Go Hyun Lee, Chang Man Son, Soo Nam Jung
-
Publication number: 20150243673Abstract: Provided are a semiconductor device. The semiconductor device includes a memory block including a drain select line, word lines, and a source select line, which are spaced apart from one another and stacked in a direction perpendicular to a semiconductor substrate; and a peripheral circuit including a switching device connected to a bit line, which is disposed under a vertical channel layer vertically passing through the drain select line, the word lines, and the source select line.Type: ApplicationFiled: July 31, 2014Publication date: August 27, 2015Inventors: Sung Lae OH, Go Hyun LEE, Chang Man SON, Soo Nam JUNG