Patents by Inventor Soon Wei Wang
Soon Wei Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200035586Abstract: In a general aspect, a chip-on-lead semiconductor device package can include a leadframe having a plurality of signal leads. The plurality of signal leads can include at least two signal leads each having a first face with a first surface area and, opposite the first face, a second face with a second surface area, the second faces of the at least two signal leads being exposed on a surface of the chip-on-lead device package. The plurality of signal lead can also include at least one signal lead having a first face with a third surface area and, opposite the first face of the at least one signal lead, a second face with the second surface area, the second face of the at least one signal lead being exposed on the surface of the chip-on-lead semiconductor device package.Type: ApplicationFiled: July 25, 2018Publication date: January 30, 2020Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jin Yoong LIONG, Soon Wei WANG, How Kiat LIEW
-
Patent number: 10438877Abstract: In a general aspect, a multi-chip semiconductor device package assembly can include a leadframe having a first die pad and a second die pad. The assembly can further include a first semiconductor die coupled to the first die pad and a second semiconductor die coupled to the second die pad. The assembly can also include a blank having a first portion coupled to the first die pad and a second portion coupled to the second die pad, such that the blank forms a bridge between the first die pad and the second die pad.Type: GrantFiled: March 13, 2018Date of Patent: October 8, 2019Assignee: Semiconductor Components Industries, LLCInventors: Jose Felixminia Palagud, Soon Wei Wang
-
Publication number: 20190304940Abstract: A multi-chip module (MCM) includes a molded body portion having a first outer surface and a second outer surface. A conductive layer defines at least a portion of the first outer surface A conductive connection layer portion is disposed outside of the second outer surface of the molded body portion. A first semiconductor die and a second semiconductor die are disposed between the conductive layer and the conductive connection layer, and first molding portion is disposed between the first semiconductor die and the second semiconductor die. The first molding portion extends between the first outer surface and the second outer surface of the molded body portion. A conductive pillar is electrically coupled to the conductive layer defining at least a portion of the first outer surface and the conductive connection layer portion disposed outside of the second outer surface.Type: ApplicationFiled: March 29, 2018Publication date: October 3, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Nurul Nadiah MANAP, Shutesh KRISHNAN, Soon Wei WANG
-
Publication number: 20190287884Abstract: In a general aspect, a multi-chip semiconductor device package assembly can include a leadframe having a first die pad and a second die pad. The assembly can further include a first semiconductor die coupled to the first die pad and a second semiconductor die coupled to the second die pad. The assembly can also include a blank having a first portion coupled to the first die pad and a second portion coupled to the second die pad, such that the blank forms a bridge between the first die pad and the second die pad.Type: ApplicationFiled: March 13, 2018Publication date: September 19, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jose Felixminia PALAGUD, Soon Wei WANG
-
Publication number: 20190221532Abstract: A method for fabricating a chip scale package, comprising: providing a wafer; applying a polymer resin on at least part of a first surface of the wafer and to one or more sides of the wafer; and applying a compression mold on at least part of a second surface of the wafer and to one or more sides of the wafer, said first and second surfaces opposing each other.Type: ApplicationFiled: March 25, 2019Publication date: July 18, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng LIN, Soon Wei WANG, Chee Hiong CHEW, Francis J. CARNEY
-
Patent number: 10283466Abstract: A method for fabricating a chip scale package, comprising: providing a wafer; applying a polymer resin on at least part of a first surface of the wafer and to one or more sides of the wafer; and applying a compression mold on at least part of a second surface of the wafer and to one or more sides of the wafer, said first and second surfaces opposing each other.Type: GrantFiled: May 31, 2016Date of Patent: May 7, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng Lin, Soon Wei Wang, Chee Hiong Chew, Francis J. Carney
-
Publication number: 20190122967Abstract: A leadframe includes a frame, a die pad, a contact including a flank adjacent to the frame, a first tie bar between the frame and die pad, and a second tie bar between the die pad and contact. The leadframe is disposed over a carrier. A semiconductor die is disposed over the die pad. An encapsulant is deposited over the leadframe and semiconductor die including between the carrier and half-etched portions of the leadframe. A first trench is formed in the encapsulant to remove a portion of the frame and expose the flank of the contact. A conductive layer is formed over the flank by electroplating. A second trench is formed in the encapsulant through the second tie bar after forming the conductive layer.Type: ApplicationFiled: December 21, 2018Publication date: April 25, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Darrell D. TRUHITTE, Soon Wei WANG, Chee Hiong CHEW
-
Publication number: 20190103337Abstract: Implementations of semiconductor packages may include a die including a first side and a second side opposing the first side, the second side of the die coupled to a layer, a first end of a plurality of wires each bonded to the first side of the die, a mold compound encapsulating the die and the plurality of wires, and a second end of the plurality of wires each directly bonded to one of a plurality of bumps, wherein a surface of the layer is exposed through the mold compound.Type: ApplicationFiled: November 30, 2018Publication date: April 4, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Atapol PRAJUCKAMOL, Soon Wei WANG, Hoe Kit Liew How Kat LEY
-
Publication number: 20190103338Abstract: Implementations of semiconductor packages may include a die including a first side and a second side opposing the first side, the second side of the die coupled to a layer, a first end of a plurality of wires each bonded to the first side of the die, a mold compound encapsulating the die and the plurality of wires, and a second end of the plurality of wires each directly bonded to one of a plurality of bumps, wherein a surface of the layer is exposed through the mold compound.Type: ApplicationFiled: November 30, 2018Publication date: April 4, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Atapol PRAJUCKAMOL, Soon Wei WANG, Hoe Kit Liew How Kat LEY
-
Publication number: 20190067143Abstract: In a general aspect, an apparatus can include a metal layer, a first semiconductor die, a second semiconductor die, a molding compound, a first electrical contact and a second electrical contact. The first semiconductor die can have a first side disposed on the metal layer. The second semiconductor die can have a first side disposed on the metal layer. The metal layer can electrically couple the first side of the first semiconductor die with the first side of the second semiconductor die. The molding compound can at least partially encapsulate the metal layer, the first semiconductor die and the second semiconductor die. The first electrical contact can be to a second side of the first semiconductor die and disposed on a surface of the apparatus. The second electrical contact can be to a second side of the second semiconductor die and disposed on the surface of the apparatus.Type: ApplicationFiled: November 14, 2017Publication date: February 28, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Soon Wei WANG, Jin Yoong LIONG, Chee Hiong CHEW, Francis J. CARNEY
-
Patent number: 10199311Abstract: A leadframe includes a frame, a die pad, a contact including a flank adjacent to the frame, a first tie bar between the frame and die pad, and a second tie bar between the die pad and contact. The leadframe is disposed over a carrier. A semiconductor die is disposed over the die pad. An encapsulant is deposited over the leadframe and semiconductor die including between the carrier and half-etched portions of the leadframe. A first trench is formed in the encapsulant to remove a portion of the frame and expose the flank of the contact. A conductive layer is formed over the flank by electroplating. A second trench is formed in the encapsulant through the second tie bar after forming the conductive layer.Type: GrantFiled: January 25, 2017Date of Patent: February 5, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Darrell D. Truhitte, Soon Wei Wang, Chee Hiong Chew
-
Patent number: 10177074Abstract: Implementations of semiconductor packages may include a die including a first side and a second side opposing the first side, the second side of the die coupled to a layer, a first end of a plurality of wires each bonded to the first side of the die, a mold compound encapsulating the die and the plurality of wires, and a second end of the plurality of wires each directly bonded to one of a plurality of bumps, wherein a surface of the layer is exposed through the mold compound.Type: GrantFiled: October 4, 2017Date of Patent: January 8, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Atapol Prajuckamol, Soon Wei Wang, Hoe Kit Liew How Kat Ley
-
Publication number: 20180040539Abstract: Implementations of semiconductor packages may include: a lead frame having at least one corner lead, the at least one corner lead positioned where two edges of the package meet, and the at least one lead having a half etch on a first portion of the lead and a half etch on a second portion of the lead. The first portion may extend internally into the package to create a mechanical mold compound lock between a mold compound of the package and the lead. The second portion may be located on at least one of the two edges of the package.Type: ApplicationFiled: August 5, 2016Publication date: February 8, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Soon Wei WANG, How Kiat LIEW, Jose Felixminia PALAGUD, JR.
-
Publication number: 20170345779Abstract: A method for fabricating a chip scale package, comprising: providing a wafer; applying a polymer resin on at least part of a first surface of the wafer and to one or more sides of the wafer; and applying a compression mold on at least part of a second surface of the wafer and to one or more sides of the wafer, said first and second surfaces opposing each other.Type: ApplicationFiled: May 31, 2016Publication date: November 30, 2017Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng LIN, Soon Wei WANG, Chee Hiong CHEW, Francis J. CARNEY
-
Patent number: 9748163Abstract: A chip package, in some embodiments, comprises: a die flag; one or more die supports; and a die mounted on the die flag and on said one or more die supports, at least one surface of said die having an area larger than an area of at least one surface of the die flag.Type: GrantFiled: August 8, 2016Date of Patent: August 29, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Soon Wei Wang, How Kiat Liew, Chee Hiong Chew, Francis J. Carney
-
Publication number: 20170133302Abstract: A leadframe includes a frame, a die pad, a contact including a flank adjacent to the frame, a first tie bar between the frame and die pad, and a second tie bar between the die pad and contact. The leadframe is disposed over a carrier. A semiconductor die is disposed over the die pad. An encapsulant is deposited over the leadframe and semiconductor die including between the carrier and half-etched portions of the leadframe. A first trench is formed in the encapsulant to remove a portion of the frame and expose the flank of the contact. A conductive layer is formed over the flank by electroplating. A second trench is formed in the encapsulant through the second tie bar after forming the conductive layer.Type: ApplicationFiled: January 25, 2017Publication date: May 11, 2017Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Darrell D. TRUHITTE, Soon Wei WANG, Chee Hiong CHEW
-
SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN ALIGNMENT STRUCTURE IN BACKSIDE OF A SEMICONDUCTOR DIE
Publication number: 20170084545Abstract: A semiconductor device has a semiconductor die containing a base material having an active surface and a back surface opposite the active surface. A portion of the base material is removed by plasma etching to form an alignment recess in the base material. Alternatively, an alignment protrusion is formed over the base material. The alignment recess or alignment protrusion make a non-uniform surface. The semiconductor die is disposed over a substrate with a portion of the substrate, such as a die pad, positioned within the alignment recess. The die pad may be disposed partially or completely within the alignment recess of the base material. The base material may extend beyond the die pad, or the alignment recess or alignment protrusion may extend a length of the base material. A metal layer can be formed in the alignment recess of the base material.Type: ApplicationFiled: July 25, 2016Publication date: March 23, 2017Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Michael J. SEDDON, Francis J. CARNEY, Chee Hiong CHEW, Soon Wei WANG -
Patent number: 9281258Abstract: A chip scale package (CSP) includes a die and a first lead mechanically and electrically coupled to a first surface of the die at a first surface of the first lead. The first surface of the first lead forms a first plane. A second lead is mechanically coupled to a second surface of the die at a first surface of the second lead. The first surface of the second lead forms a second plane. A mold compound at least partially encapsulates the die, forming a CSP. The first plane and the second plane are oriented substantially perpendicularly to a third plane formed by a motherboard surface when the CSP is coupled to the motherboard surface. The CSP includes no wirebonds and the first lead and second lead are on opposing surfaces of the CSP. The third plane of the motherboard may be a largest planar surface of the motherboard.Type: GrantFiled: October 30, 2014Date of Patent: March 8, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Bih Wen Fon, Soon Wei Wang, How Kiat Liew
-
Patent number: 8451621Abstract: A semiconductor component and a method for manufacturing the semiconductor component, wherein the semiconductor component includes stacked semiconductor die. In accordance with embodiments, the semiconductor component includes a substrate having a component receiving area and a plurality of bond pads. A semiconductor chip is attached to the component receiving area. An electrical connector is coupled to the semiconductor chip and the substrate. A second semiconductor chip is mounted or attached to one of the ends of the electrical connector such that this end is positioned between the semiconductor chips. A second electrical connector is coupled between the second semiconductor chip and the substrate. A third semiconductor chip is mounted over or attached to the second electrical connector such that a portion is between the second and third semiconductor chips.Type: GrantFiled: November 18, 2010Date of Patent: May 28, 2013Assignee: Semiconductor Components Industries, LLCInventors: Shutesh Krishnan, Soon Wei Wang
-
Patent number: 8449339Abstract: A connector assembly and a method for manufacturing the connector assembly. In accordance with embodiments, the connector assembly includes an electrical connector having first and second surfaces and first and second ends. A layer of electrically insulating material is formed from or on a portion of the first surface at the first end. Optionally, a layer of electrically insulating material can be formed from or on the second surface.Type: GrantFiled: November 18, 2010Date of Patent: May 28, 2013Assignee: Semiconductor Components Industries, LLCInventors: Shutesh Krishnan, Soon Wei Wang