Patents by Inventor Stefan Gamerith
Stefan Gamerith has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11302781Abstract: A semiconductor device includes a semiconductor body having a first surface and a second surface opposite to the first surface. A transistor structure is formed is the semiconductor body. A trench structure extends from the first surface into the semiconductor body. An electrostatic discharge protection structure is accommodated in the trench structure. The electrostatic discharge protection structure includes a first terminal region and a second terminal region. A source contact structure at the first surface is electrically connected to source regions of the transistor structure and to the first terminal region. A gate contact structure at the first surface is electrically connected to a gate electrode of the transistor structure and to the second terminal region.Type: GrantFiled: April 12, 2018Date of Patent: April 12, 2022Assignee: Infineon Technologies AGInventors: Joachim Weyers, Stefan Gamerith, Franz Hirler, Anton Mauder
-
Patent number: 10256325Abstract: According to an embodiment, a method of forming a power semiconductor device is provided. The method includes providing a semiconductor substrate and forming an epitaxial layer on the semiconductor substrate. The epitaxial layer includes a body region, a source region, and a drift region. The method further includes forming a dielectric layer on the epitaxial layer. The dielectric layer is formed thicker above a drift region of the epitaxial layer than above at least part of the body region and the dielectric layer is formed at a temperature less than 950° C.Type: GrantFiled: November 8, 2012Date of Patent: April 9, 2019Assignee: Infineon Technologies Austria AGInventors: Stefan Gamerith, Markus Schmitt, Winfried Kaindl, Gerald Sölkner
-
Publication number: 20180301537Abstract: A semiconductor device includes a semiconductor body having a first surface and a second surface opposite to the first surface. A transistor structure is formed is the semiconductor body. A trench structure extends from the first surface into the semiconductor body. An electrostatic discharge protection structure is accommodated in the trench structure. The electrostatic discharge protection structure includes a first terminal region and a second terminal region. A source contact structure at the first surface is electrically connected to source regions of the transistor structure and to the first terminal region. A gate contact structure at the first surface is electrically connected to a gate electrode of the transistor structure and to the second terminal region.Type: ApplicationFiled: April 12, 2018Publication date: October 18, 2018Inventors: Joachim Weyers, Stefan Gamerith, Franz Hirler, Anton Mauder
-
Patent number: 9954056Abstract: A semiconductor device includes a transistor cell region and a transition region. The transistor cell region includes a first portion of a super junction structure and a first contact structure electrically connecting a first load electrode with first source zones of transistor cells. The first source zones are formed on opposite sides of the first contact structure. The transition region directly adjoins to the transistor cell region and includes a second portion of the super junction structure and a second contact structure electrically connecting the first load electrode with a second source zone. The second source zone is formed only at a side of the second contact structure oriented to the transistor cell region.Type: GrantFiled: January 27, 2017Date of Patent: April 24, 2018Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Stefan Gamerith
-
Patent number: 9947741Abstract: In a field-effect semiconductor device, alternating first n-type and p-type pillar regions are arranged in the active area. The first n-type pillar regions are in Ohmic contact with the drain metallization. The first p-type pillar regions are in Ohmic contact with the source metallization. An integrated dopant concentration of the first n-type pillar regions substantially matches that of the first p-type pillar regions. A second p-type pillar region is in Ohmic contact with the source metallization, arranged in the peripheral area and has an integrated dopant concentration smaller than that of the first p-type pillar regions divided by a number of the first p-type pillar regions. A second n-type pillar region is arranged between the second p-type pillar region and the first p-type pillar regions, and has an integrated dopant concentration smaller than that of the first n-type pillar regions divided by a number of the first n-type pillar regions.Type: GrantFiled: February 3, 2017Date of Patent: April 17, 2018Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Anton Mauder, Joachim Weyers, Franz Hirler, Markus Schmitt, Armin Willmeroth, Björn Fischer, Stefan Gamerith
-
Publication number: 20170373140Abstract: A semiconductor device includes a semiconductor body with transistor cells arranged in an active area and absent in an edge area between the active area and a side surface. A field dielectric adjoins a first surface of the semiconductor body and separates, in the edge area, a conductive structure connected to gate electrodes of the transistor cells from the semiconductor body. The field dielectric includes a transition from a first vertical extension to a second, greater vertical extension. The transition is in the vertical projection of a non-depletable extension zone in the semiconductor body, wherein the non-depletable extension zone has a conductivity type of body/anode zones of the transistor cells and is electrically connected to at least one of the body/anode zones.Type: ApplicationFiled: August 21, 2017Publication date: December 28, 2017Inventors: Franz Hirler, Stefan Gamerith, Joachim Weyers, Wolfgang Jantscher, Waqas Mumtaz Syed
-
Patent number: 9773863Abstract: A semiconductor device includes a semiconductor body with transistor cells arranged in an active area and absent in an edge area between the active area and a side surface. A field dielectric adjoins a first surface of the semiconductor body and separates, in the edge area, a conductive structure connected to gate electrodes of the transistor cells from the semiconductor body. The field dielectric includes a transition from a first vertical extension to a second, greater vertical extension. The transition is in the vertical projection of a non-depletable extension zone in the semiconductor body, wherein the non-depletable extension zone has a conductivity type of body/anode zones of the transistor cells and is electrically connected to at least one of the body/anode zones.Type: GrantFiled: May 14, 2014Date of Patent: September 26, 2017Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Stefan Gamerith, Joachim Weyers, Wolfgang Jantscher, Waqas Mumtaz Syed
-
Publication number: 20170221989Abstract: A semiconductor device includes a transistor cell region and a transition region. The transistor cell region includes a first portion of a super junction structure and a first contact structure electrically connecting a first load electrode with first source zones of transistor cells. The first source zones are formed on opposite sides of the first contact structure. The transition region directly adjoins to the transistor cell region and includes a second portion of the super junction structure and a second contact structure electrically connecting the first load electrode with a second source zone. The second source zone is formed only at a side of the second contact structure oriented to the transistor cell region.Type: ApplicationFiled: January 27, 2017Publication date: August 3, 2017Inventors: Franz Hirler, Stefan Gamerith
-
Publication number: 20170148872Abstract: In a field-effect semiconductor device, alternating first n-type and p-type pillar regions are arranged in the active area. The first n-type pillar regions are in Ohmic contact with the drain metallization. The first p-type pillar regions are in Ohmic contact with the source metallization. An integrated dopant concentration of the first n-type pillar regions substantially matches that of the first p-type pillar regions. A second p-type pillar region is in Ohmic contact with the source metallization, arranged in the peripheral area and has an integrated dopant concentration smaller than that of the first p-type pillar regions divided by a number of the first p-type pillar regions. A second n-type pillar region is arranged between the second p-type pillar region and the first p-type pillar regions, and has an integrated dopant concentration smaller than that of the first n-type pillar regions divided by a number of the first n-type pillar regions.Type: ApplicationFiled: February 3, 2017Publication date: May 25, 2017Inventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Anton Mauder, Joachim Weyers, Franz Hirler, Markus Schmitt, Armin Willmeroth, Björn Fischer, Stefan Gamerith
-
Patent number: 9627471Abstract: A super junction semiconductor device includes a semiconductor portion having strip structures in a cell area. Each strip structure has a compensation structure with first and second sections inversely provided on opposite sides of a fill structure. Each section has first and second compensation layers of complementary conductivity types. The strip structures are linear stripes extending through the cell area in a first lateral direction and into an edge area surrounding the cell area in lateral directions. Each strip structure has an end section with a termination portion in the edge area in which the first compensation layer of the first section is connected with the first compensation layer of the second section via a first conductivity layer, and the second compensation layer of the first section is connected with the second compensation layer of the second section via a second conductivity layer.Type: GrantFiled: July 16, 2015Date of Patent: April 18, 2017Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Hans Weber, Stefan Gamerith, Armin Willmeroth
-
Patent number: 9570607Abstract: In a field-effect semiconductor device, alternating first n-type and p-type pillar regions are arranged in the active area. The first n-type pillar regions are in Ohmic contact with the drain metallization. The first p-type pillar regions are in Ohmic contact with the source metallization. An integrated dopant concentration of the first n-type pillar regions substantially matches that of the first p-type pillar regions. A second p-type pillar region is in Ohmic contact with the source metallization, arranged in the peripheral area and has an integrated dopant concentration smaller than that of the first p-type pillar regions divided by a number of the first p-type pillar regions. A second n-type pillar region is arranged between the second p-type pillar region and the first p-type pillar regions, and has an integrated dopant concentration smaller than that of the first n-type pillar regions divided by a number of the first n-type pillar regions.Type: GrantFiled: November 6, 2015Date of Patent: February 14, 2017Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Anton Mauder, Joachim Weyers, Franz Hirler, Markus Schmitt, Armin Willmeroth, Björn Fischer, Stefan Gamerith
-
Patent number: 9570596Abstract: A super junction semiconductor device includes a semiconductor portion including mesa regions protruding from a base section and spatially separated in a lateral direction parallel to a first surface of the semiconductor portion, and a compensation structure covering at least sidewalls of the mesa regions. The compensation structure includes at least two first compensation layers of a first conductivity type, at least two second compensation layers of a complementary second conductivity type, and at least one interdiffusion layer between one of the first and one of the second compensation layers.Type: GrantFiled: April 6, 2015Date of Patent: February 14, 2017Assignee: Infineon Technologies Austria AGInventors: Stefan Gamerith, Armin Willmeroth, Franz Hirler
-
Patent number: 9537003Abstract: A semiconductor device includes a semiconductor body and a source metallization arranged on a first surface of the body. The body includes: a first semiconductor layer including a compensation-structure; a second semiconductor layer adjoining the first layer, comprised of semiconductor material of a first conductivity type and having a doping charge per horizontal area lower than a breakdown charge per area of the semiconductor material; a third semiconductor layer of the first conductivity type adjoining the second layer and comprising at least one of a self-charging charge trap, a floating field plate and a semiconductor region of a second conductivity type forming a pn-junction with the third layer; and a fourth semiconductor layer of the first conductivity type adjoining the third layer and having a maximum doping concentration higher than that of the third layer. The first semiconductor layer is arranged between the first surface and the second semiconductor layer.Type: GrantFiled: August 13, 2014Date of Patent: January 3, 2017Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Stefan Gamerith, Franz Hirler
-
Publication number: 20160064554Abstract: In a field-effect semiconductor device, alternating first n-type and p-type pillar regions are arranged in the active area. The first n-type pillar regions are in Ohmic contact with the drain metallization. The first p-type pillar regions are in Ohmic contact with the source metallization. An integrated dopant concentration of the first n-type pillar regions substantially matches that of the first p-type pillar regions. A second p-type pillar region is in Ohmic contact with the source metallization, arranged in the peripheral area and has an integrated dopant concentration smaller than that of the first p-type pillar regions divided by a number of the first p-type pillar regions. A second n-type pillar region is arranged between the second p-type pillar region and the first p-type pillar regions, and has an integrated dopant concentration smaller than that of the first n-type pillar regions divided by a number of the first n-type pillar regions.Type: ApplicationFiled: November 6, 2015Publication date: March 3, 2016Inventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Anton Mauder, Joachim Weyers, Franz Hirler, Markus Schmitt, Armin Willmeroth, Björn Fischer, Stefan Gamerith
-
Patent number: 9209292Abstract: A field-effect semiconductor device includes a semiconductor body having a first surface and an edge, an active area, and a peripheral area between the active area and the edge, a source metallization on the first surface and a drain metallization. In the active area, first conductivity type drift portions alternate with second conductivity type compensation regions. The drift portions contact the drain metallization and have a first maximum doping concentration. The compensation regions are in Ohmic contact with the source metallization. The peripheral area includes a first edge termination region and a second semiconductor region in Ohmic contact with the drift portions having a second maximum doping of the first conductivity type which lower than the first maximum doping concentration by a factor of ten. The first edge termination region of the second conductivity type adjoins the second semiconductor region and is in Ohmic contact with the source metallization.Type: GrantFiled: November 15, 2013Date of Patent: December 8, 2015Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Anton Mauder, Joachim Weyers, Franz Hirler, Markus Schmitt, Armin Willmeroth, Björn Fischer, Stefan Gamerith
-
Publication number: 20150333168Abstract: A semiconductor device includes a semiconductor body with transistor cells arranged in an active area and absent in an edge area between the active area and a side surface. A field dielectric adjoins a first surface of the semiconductor body and separates, in the edge area, a conductive structure connected to gate electrodes of the transistor cells from the semiconductor body. The field dielectric includes a transition from a first vertical extension to a second, greater vertical extension. The transition is in the vertical projection of a non-depletable extension zone in the semiconductor body, wherein the non-depletable extension zone has a conductivity type of body/anode zones of the transistor cells and is electrically connected to at least one of the body/anode zones.Type: ApplicationFiled: May 14, 2014Publication date: November 19, 2015Inventors: Franz Hirler, Stefan Gamerith, Joachim Weyers, Wolfgang Jantscher, Waqas Mumtaz Syed
-
Publication number: 20150325641Abstract: A super junction semiconductor device includes a semiconductor portion having strip structures in a cell area. Each strip structure has a compensation structure with first and second sections inversely provided on opposite sides of a fill structure. Each section has first and second compensation layers of complementary conductivity types. The strip structures are linear stripes extending through the cell area in a first lateral direction and into an edge area surrounding the cell area in lateral directions. Each strip structure has an end section with a termination portion in the edge area in which the first compensation layer of the first section is connected with the first compensation layer of the second section via a first conductivity layer, and the second compensation layer of the first section is connected with the second compensation layer of the second section via a second conductivity layer.Type: ApplicationFiled: July 16, 2015Publication date: November 12, 2015Inventors: Franz Hirler, Hans Weber, Stefan Gamerith, Armin Willmeroth
-
Patent number: 9147763Abstract: An active area of a semiconductor body includes a first charge-compensation structure having spaced apart n-type pillar regions, and an n-type first field-stop region of a semiconductor material in Ohmic contact with a drain metallization and the n-type pillar regions and having a doping charge per area higher than a breakdown charge per area of the semiconductor material. A punch-through area of the semiconductor body includes a p-type semiconductor region in Ohmic contact with a source metallization, a floating p-type body region and an n-type second field-stop region. The floating p-type body region extends into the active area. The second field-stop region is in Ohmic contact with the first field-stop region, forms a pn-junction with the floating p-type body region, is arranged between the p-type semiconductor region and floating p-type body region, and has a doping charge per area lower than the breakdown charge per area of the semiconductor material.Type: GrantFiled: September 23, 2013Date of Patent: September 29, 2015Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Franz Hirler, Armin Willmeroth, Stefan Gamerith
-
Patent number: 9117694Abstract: A super junction semiconductor device includes strip structures between mesa regions that protrude from a base section in a cell area. Each strip structure includes a compensation structure with a first and a second section inversely provided on opposing sides of a fill structure. Each section includes a first compensation layer of a first conductivity type and a second compensation layer of a complementary second conductivity type. The strip structures extend into an edge area surrounding the cell area. In the edge area the strip structures include end sections. The end sections may be modified to enhance break down voltage characteristics, avalanche ruggedness and commutation behavior.Type: GrantFiled: May 1, 2013Date of Patent: August 25, 2015Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Franz Hirler, Hans Weber, Stefan Gamerith, Armin Willmeroth
-
Patent number: 9112053Abstract: A semiconductor device with a dielectric layer is produced by providing a semiconductor body with a first trench extending into the semiconductor body, the first trench having a bottom and a sidewall. A first dielectric layer is formed on the sidewall in a lower portion of the first trench and a first plug is formed in the lower portion of the first trench so as to cover the first dielectric layer. The first plug leaves an upper portion of the sidewall uncovered. A sacrificial layer is formed on the sidewall in the upper portion of the first trench and a second plug is formed in the upper portion of the first trench. The sacrificial layer is removed so as to form a second trench having sidewalls and a bottom. A second dielectric layer is formed in the second trench and extends to the first dielectric layer.Type: GrantFiled: June 29, 2012Date of Patent: August 18, 2015Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Franz Hirler, Andreas Meiser, Anton Mauder, Kurt Sorschag, Stefan Gamerith, Roman Knoefler