Patents by Inventor Stephan Rosner
Stephan Rosner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210223995Abstract: A non-volatile memory (NVM) integrated circuit device includes an NVM array of memory cells partitioned into a first physical region to store a first firmware stack and a second physical region to store a second firmware stack. The NVM integrated circuit device also includes a processing device that enables a host microcontroller to execute in place the first firmware stack stored within a first set of logical addresses that is mapped to the first physical region. The processing device tracks accesses, by the host microcontroller, to the first set of logical addresses. The processing device, in response to detecting one of a certain number or a certain type of the accesses by the host microcontroller, initiates a recovery operation including to remap the first set of logical addresses to the second physical region.Type: ApplicationFiled: October 9, 2020Publication date: July 22, 2021Applicant: Cypress Semiconductor CorporationInventors: Sergey Ostrikov, Stephan Rosner, Avi Avanindra, Hans Van Antwerpen
-
Patent number: 11061663Abstract: Example apparatus, systems and methods receive a new firmware image at a memory device and place the new firmware image into second nonvolatile storage locations of the memory device such that the second nonvolatile storage locations do not overlap with first nonvolatile storage locations of the memory device that store a current firmware image. Embodiments place a logical address to physical address mapping for the new firmware image into a remap data structure stored in memory circuits of the memory device. The remap data structure also includes a logical address to physical address mapping for the current firmware image. Embodiments provide a first status value to indicate that the logical address to physical address mapping for the new firmware image is a valid firmware image and a second status value to indicate that the logical address to physical address mapping for the current firmware image is an invalid firmware image.Type: GrantFiled: January 6, 2020Date of Patent: July 13, 2021Assignee: Cypress Semiconductor CorporationInventors: Stephan Rosner, Sergey Ostrikov, Cliff Zitlaw, Yuichi Ise
-
Patent number: 11030128Abstract: A nonvolatile memory device can include a serial port having at least one serial clock input, and at least one serial data input/output (I/O) configured to receive command, address and write data in synchronism with the at least one serial clock input. At least one parallel port can include a plurality of command address inputs configured to receive command and address data in groups of parallel bits and a plurality of unidirectional data outputs configured to output read data in parallel on rising and falling edges of a data clock signal. Each of a plurality of banks can include nonvolatile memory cells and be configurable for access by the serial port or the parallel port. When a bank is configured for access by the serial port, the bank is not accessible by the at least one parallel port. Related methods and systems are also disclosed.Type: GrantFiled: December 18, 2019Date of Patent: June 8, 2021Assignee: Cypress Semiconductor CorporationInventors: Yoram Betser, Cliff Zitlaw, Stephan Rosner, Kobi Danon, Amir Rochman
-
Patent number: 11023025Abstract: A method is disclosed to estimate energy consumed by a component in a microcontroller during operation including identifying “event” activities, where the energy consumed by the component may be determined by the number of events executed by the component, and “duration” activities, where the energy consumed may be determined by the duration of time required to execute of the activity, and determining the energy consumed by the component based on the number of events/duration of time and an energy coefficient which corresponds to the amount of energy consumed by the component to execute the activity, under given operating conditions. In an embodiment, data transfers at a bus interface may represent event activities. Apparatus to estimate the energy consumed is disclosed including bus monitors to receive signals representing data transfers at a bus interface and provide signals indicating the number of data transfers executed.Type: GrantFiled: May 3, 2017Date of Patent: June 1, 2021Assignee: Cypress Semiconductor CorporationInventors: Christian Wiencke, Hans Van Antwerpen, Stephan Rosner, Roland Richter, Jean-Paul Vanitegem, Jan-Willem Van de Waerdt
-
Publication number: 20210096982Abstract: A method includes using a memory address map, locating a first portion of an application in a first memory and loading a second portion of the application from a second memory. The method includes executing in place from the first memory the first portion of the application, during a first period, and by completion of the loading of the second portion of the application from the second memory. The method further includes executing the second portion of the application during a second period, wherein the first period precedes the second period.Type: ApplicationFiled: September 4, 2020Publication date: April 1, 2021Inventors: Stephan Rosner, Qamrul Hasan, Venkat NATARAJAN
-
Publication number: 20210042245Abstract: A nonvolatile memory device can include a serial port having at least one serial clock input, and at least one serial data input/output (I/O) configured to receive command, address and write data in synchronism with the at least one serial clock input. At least one parallel port can include a plurality of command address inputs configured to receive command and address data in groups of parallel bits and a plurality of unidirectional data outputs configured to output read data in parallel on rising and falling edges of a data clock signal. Each of a plurality of banks can include nonvolatile memory cells and be configurable for access by the serial port or the parallel port. When a bank is configured for access by the serial port, the bank is not accessible by the at least one parallel port. Related methods and systems are also disclosed.Type: ApplicationFiled: December 18, 2019Publication date: February 11, 2021Applicant: Cypress Semiconductor CorporationInventors: Yoram Betser, Cliff Zitlaw, Stephan Rosner, Kobi Danon, Amir Rochman
-
Publication number: 20210026620Abstract: A method can include storing first instruction data in a first region of a nonvolatile memory device; mapping addresses of the first region to predetermined memory address spaces of a processor device; executing the first instruction data from the first region with the processor device; receiving second instruction data for the processor device. While the first instruction data remains available to the processor device, the second instruction data can be written into a second region of the nonvolatile memory device. By operation of the processor device, addresses of the second region can be remapped to the predetermined memory address spaces of the processor device; and executing the second instruction data from the second region with the processor device.Type: ApplicationFiled: October 12, 2020Publication date: January 28, 2021Applicant: Cypress Semiconductor CorporationInventors: Stephan Rosner, Sergey Ostrikov, Clifford Zitlaw, Yuichi Ise
-
Patent number: 10868679Abstract: A device can include a plurality of regions, each region including a plurality of nonvolatile memory cells: a permission store configured to store a set of permission values, including at least one permission value for each region in a nonvolatile fashion; and access control circuits configured to control access to each region according to the permission value for the region, including one or more of requiring authentication to access the region, encrypting data read from the region, and decrypting data for storage in the region. Related methods and systems are also disclosed.Type: GrantFiled: March 23, 2020Date of Patent: December 15, 2020Assignee: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Hans Van Antwerpen, Cliff Zitlaw, Stephan Rosner, Yoav Yogev, Sandeep Krishnegowda, Steven Wilson
-
Patent number: 10809944Abstract: A non-volatile memory (NVM) integrated circuit device includes an NVM array of memory cells partitioned into a first physical region to store a first firmware stack and a second physical region to store a second firmware stack. The NVM integrated circuit device also includes a processing device that enables a host microcontroller to execute in place the first firmware stack stored within a first set of logical addresses that is mapped to the first physical region. The processing device tracks accesses, by the host microcontroller, to the first set of logical addresses. The processing device, in response to detecting one of a certain number or a certain type of the accesses by the host microcontroller, initiates a recovery operation including to remap the first set of logical addresses to the second physical region.Type: GrantFiled: March 25, 2020Date of Patent: October 20, 2020Assignee: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Sergey Ostrikov, Stephan Rosner, Avi Avanindra, Hans Van Antwerpen
-
Publication number: 20200301698Abstract: Example apparatus, systems and methods receive a new firmware image at a memory device and place the new firmware image into second nonvolatile storage locations of the memory device such that the second nonvolatile storage locations do not overlap with first nonvolatile storage locations of the memory device that store a current firmware image. Embodiments place a logical address to physical address mapping for the new firmware image into a remap data structure stored in memory circuits of the memory device. The remap data structure also includes a logical address to physical address mapping for the current firmware image. Embodiments provide a first status value to indicate that the logical address to physical address mapping for the new firmware image is a valid firmware image and a second status value to indicate that the logical address to physical address mapping for the current firmware image is an invalid firmware image.Type: ApplicationFiled: January 6, 2020Publication date: September 24, 2020Applicant: Cypress Semiconductor CorporationInventors: Stephan Rosner, Sergey Ostrikov, Cliff Zitlaw, Yuichi Ise
-
Patent number: 10776257Abstract: A method includes using a memory address map, locating a first portion of an application in a first memory and loading a second portion of the application from a second memory. The method includes executing in place from the first memory the first portion of the application, during a first period, and by completion of the loading of the second portion of the application from the second memory. The method further includes executing the second portion of the application during a second period, wherein the first period precedes the second period.Type: GrantFiled: June 15, 2018Date of Patent: September 15, 2020Assignee: Cypress Semiconductor CorporationInventors: Stephan Rosner, Qamrul Hasan, Venkat Natarajan
-
Publication number: 20200287716Abstract: Disclosed are apparatus and methods for programming a plurality of nonvolatile memory (NVM) devices. Each NVM device self-generates and stores a unique encryption key. Each NVM device concurrently receives an image from a multiple-device programming system to which all the NVM devices are communicatively coupled. Each NVM device encrypts the received image using such NVM device's unique encryption key to produce a unique encrypted image for each NVM device. Each NVM device stores its unique encrypted image within a nonvolatile memory of such NVM device. The unique encryption key can then be securely transferred to a host device for decrypting the image accessed from one of the NVM devices.Type: ApplicationFiled: December 13, 2019Publication date: September 10, 2020Applicant: Cypress Semiconductor CorporationInventors: Clifford Zitlaw, Markus Unseld, Sandeep Krishnegowda, Daisuke Nakata, Shinsuke Okada, Stephan Rosner
-
Publication number: 20200133887Abstract: An apparatus including non-volatile memory to store a forensic key and data, the data received from a host computing system. A processing device is coupled to the non-volatile memory and is to: allow writing the data, by the host computing system, to a region of the non-volatile memory; in response to a lock signal received from the host computing system, assert a lock on the region of the non-volatile memory, the lock to cause a restriction on access to the region of the non-volatile memory by an external device; and provide unrestricted access, by the external device, to the region of the non-volatile memory in response to verification of the forensic key received from the external device.Type: ApplicationFiled: March 19, 2019Publication date: April 30, 2020Applicant: Cypress Semiconductor CorporationInventors: Avi Avanindra, Stephan Rosner, Cliff Zitlaw
-
Patent number: 10552145Abstract: A memory device can include a memory cell array and a remap data structure. A remap data structure can include a mapping history section configured to store sets of mappings between logical addresses and the physical addresses of the regions, and a status section configured to identify one of the sets of mappings as a live set for the device. Control logic can be coupled to the memory cell array and the remap data structure and configured to enable access to the storage locations and remap data structure. Firmware update systems and methods, including firmware-over-the-air (FOTA), that include a memory device are also disclosed.Type: GrantFiled: June 11, 2018Date of Patent: February 4, 2020Assignee: Cypress Semiconductor CorporationInventors: Stephan Rosner, Sergey Ostrikov, Cliff Zitlaw, Yuichi Ise
-
Publication number: 20190386966Abstract: An apparatus includes a non-volatile memory (NVM) device coupled to a host, the NVM device including a processing device to: receive a communication packet from a server via the host computing system that is coupled to the NVM device and communicatively coupled to the server, the communication packet comprising clear text data that requests to initiate secure communications; perform a secure handshake with the server, via communication through the host computing system, using a secure protocol that generates a session key; receive data, via the host computing system, from the server within a secure protocol packet, wherein the data is inaccessible to the host computing system; authenticate the data using secure protocol metadata of the secure protocol packet; optionally decrypt, using the session key, the data to generate plaintext data; and store the plaintext data in NVM storage elements of the NVM device.Type: ApplicationFiled: June 4, 2019Publication date: December 19, 2019Applicant: Cypress Semiconductor CorporationInventors: Sergey Ostrikov, Stephan Rosner, Cliff Zitlaw
-
Patent number: 10338826Abstract: Systems and methods embed a random-access non-volatile memory array in a managed-NAND system to execute the boot code or other time-sensitive applications. By embedding this random-access non-volatile memory in the managed-NAND system, either on the memory controller chip or as a separate chip within the managed-NAND system package, an application may be read with fast initial access time, alleviating the slow access time limitations of NAND Flash technology. Depending on the size of the application, the system may be configured to read the whole application content or only a time-critical portion from this embedded random-access non-volatile memory array.Type: GrantFiled: October 15, 2013Date of Patent: July 2, 2019Assignee: Cypress Semiconductor CorporationInventors: Sylvain Dubois, Stephan Rosner, Clifford A. Zitlaw
-
Publication number: 20190179625Abstract: A memory device can include a memory cell array and a remap data structure. A remap data structure can include a mapping history section configured to store sets of mappings between logical addresses and the physical addresses of the regions, and a status section configured to identify one of the sets of mappings as a live set for the device. Control logic can be coupled to the memory cell array and the remap data structure and configured to enable access to the storage locations and remap data structure. Firmware update systems and methods, including firmware-over-the-air (FOTA), that include a memory device are also disclosed.Type: ApplicationFiled: June 11, 2018Publication date: June 13, 2019Applicant: Cypress Semiconductor CorporationInventors: Stephan Rosner, Sergey Ostrikov, Cliff Zitlaw, Yuichi Ise
-
Publication number: 20180349262Abstract: A method includes using a memory address map, locating a first portion of an application in a first memory and loading a second portion of the application from a second memory. The method includes executing in place from the first memory the first portion of the application, during a first period, and by completion of the loading of the second portion of the application from the second memory. The method further includes executing the second portion of the application during a second period, wherein the first period precedes the second period.Type: ApplicationFiled: June 15, 2018Publication date: December 6, 2018Applicant: Cypress Semiconductor CorporationInventors: Stephan Rosner, Qamrul Hasan, Venkat NATARAJAN
-
Patent number: 10019351Abstract: Disclosed herein are system, apparatus, article of manufacture, method and/or computer program product embodiments for booting an application from multiple memories. An embodiment operates by executing in place from a first memory a first portion of the application, loading a second portion of the application from a second memory, and executing the second portion of the application.Type: GrantFiled: June 30, 2014Date of Patent: July 10, 2018Assignee: Cypress Semiconductor CorporationInventors: Stephan Rosner, Qamrul Hasan, Venkat Natarajan
-
Publication number: 20180136706Abstract: A method is disclosed to estimate energy consumed by a component in a microcontroller during operation including identifying “event” activities, where the energy consumed by the component may be determined by the number of events executed by the component, and “duration” activities, where the energy consumed may be determined by the duration of time required to execute of the activity, and determining the energy consumed by the component based on the number of events/duration of time and an energy coefficient which corresponds to the amount of energy consumed by the component to execute the activity, under given operating conditions. In an embodiment, data transfers at a bus interface may represent event activities. Apparatus to estimate the energy consumed is disclosed including bus monitors to receive signals representing data transfers at a bus interface and provide signals indicating the number of data transfers executed.Type: ApplicationFiled: May 3, 2017Publication date: May 17, 2018Applicant: Cypress Semiconductor CorporationInventors: Christian Wiencke, Hans Van Antwerpen, Stephan Rosner, Roland Richter, Jean-Paul Vanitegem, Jan-Willem Van de Waerdt