Patents by Inventor Steven John Holmes
Steven John Holmes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10713883Abstract: A system has a pre-recorded content database. Further, the system has a processor that establishes a virtual scratch card game, randomly determines a plurality of positions in a virtual scratch card grid that correspond to a winning outcome of the virtual scratch card game, searches for a plurality of pre-recorded video clips in the pre-recorded content database such that each of the plurality of pre-recorded video clips displays an event corresponding to the winning outcome, and provides the plurality of pre-recorded video clips to a display device that renders the virtual scratch card grid according to a plurality of scratch-off blocks that, when activated, reveal each of the plurality of pre-recorded video clips at each of the corresponding plurality of positions.Type: GrantFiled: August 21, 2018Date of Patent: July 14, 2020Assignee: Highlight Games LimitedInventors: Timothy Patrick Jonathan Green, Steven John Holmes, Stewart James Whittle, Nick Gardiner
-
Patent number: 10713901Abstract: A system has a pre-recorded content database. Further, the system has a processor that generates a graphical user interface that renders a virtual scratch card game. The processor receives a participant user input corresponding to one of the plurality of selection indicia. Further, the processor randomly determines a plurality of events in a plurality of pre-recorded video clips. The processor also associates a game image with each of the plurality of pre-recorded video clips in the interactive menu such that a rendering device renders a corresponding pre-recorded video clip from the plurality of pre-recorded video clips based on game imagery user input. The graphical user interface comprises a plurality of selection indicia associated with less than a totality of potential virtual sport-based game participants. Further, the graphical user interface comprises an interactive menu of game imagery.Type: GrantFiled: May 21, 2019Date of Patent: July 14, 2020Assignee: Highlight Games LimitedInventors: Timothy Patrick Jonathan Green, Steven John Holmes, Stewart James Whittle, Nick Gardiner
-
Publication number: 20200066089Abstract: A system has a pre-recorded content database. Further, the system has a processor that generates a graphical user interface that renders a virtual scratch card game. The processor receives a participant user input corresponding to one of the plurality of selection indicia. Further, the processor randomly determines a plurality of events in a plurality of pre-recorded video clips. The processor also associates a game image with each of the plurality of pre-recorded video clips in the interactive menu such that a rendering device renders a corresponding pre-recorded video clip from the plurality of pre-recorded video clips based on game imagery user input. The graphical user interface comprises a plurality of selection indicia associated with less than a totality of potential virtual sport-based game participants. Further, the graphical user interface comprises an interactive menu of game imagery.Type: ApplicationFiled: May 21, 2019Publication date: February 27, 2020Applicant: HIGHLIGHT GAMES LIMITEDInventors: Timothy Patrick Jonathan Green, Steven John Holmes, Stewart James Whittle, Nick Gardiner
-
Publication number: 20200066090Abstract: A system has a pre-recorded content database. Further, the system has a processor that establishes a virtual scratch card game, randomly determines a plurality of positions in a virtual scratch card grid that correspond to a winning outcome of the virtual scratch card game, searches for a plurality of pre-recorded video clips in the pre-recorded content database such that each of the plurality of pre-recorded video clips displays an event corresponding to the winning outcome, and provides the plurality of pre-recorded video clips to a display device that renders the virtual scratch card grid according to a plurality of scratch-off blocks that, when activated, reveal each of the plurality of pre-recorded video clips at each of the corresponding plurality of positions.Type: ApplicationFiled: August 21, 2018Publication date: February 27, 2020Applicant: HIGHLIGHT GAMES LIMITEDInventors: Timothy Patrick Jonathan Green, Steven John Holmes, Stewart James Whittle, Nick Gardiner
-
Patent number: 8137893Abstract: A new lithographic process comprises reducing the linewidth of an image while maintaining the lithographic process window, and using this process to fabricate pitch split structures comprising nm order (e.g., about 22 nm) node semiconductor devices. The process comprises applying a lithographic resist layer on a surface of a substrate and patterning and developing the lithographic resist layer to form a nm order node image having an initial line width. Overcoating the nm order node image with an acidic polymer produces an acidic polymer coated image. Heating the acidic polymer coated image gives a heat treated coating on the image, the heating being conducted at a temperature and for a time sufficient to reduce the initial linewidth to a subsequent narrowed linewidth. Developing the heated treated coating removes it from the image resulting in a free-standing trimmed lithographic feature on the substrate. Optionally repeating the foregoing steps further reduces the linewidth of the narrowed line.Type: GrantFiled: January 1, 2011Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Sean David Burns, Matthew E. Colburn, Steven John Holmes, Wu-Song Huang
-
Patent number: 7994575Abstract: A method for fabricating a metal-oxide-semiconductor device structure. The method includes introducing a dopant species concurrently into a semiconductor active layer that overlies an insulating layer and a gate electrode overlying the semiconductor active layer by ion implantation. The thickness of the semiconductor active layer, the thickness of the gate electrode, and the kinetic energy of the dopant species are chosen such that the projected range of the dopant species in the semiconductor active layer and insulating layer lies within the insulating layer and a projected range of the dopant species in the gate electrode lies within the gate electrode. As a result, the semiconductor active layer and the gate electrode may be doped simultaneously during a single ion implantation and without the necessity of an additional implant mask.Type: GrantFiled: July 6, 2005Date of Patent: August 9, 2011Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Larry Alan Nesbit
-
Patent number: 7989222Abstract: A conductive layer in an integrated circuit is formed as a sandwich having multiple sublayers, including at least two sublayers of oriented carbon nanotubes. A first sublayer is created by growing carbon nanotubes in a first direction parallel to the chip substrate from a catalyst in the presence of a reactant gas flow in the first direction, and a second sublayer is created by growing carbon nanotubes in a second direction parallel to the substrate and different from the first direction from a catalyst in the presence of a reactant gas flow in the second direction. The first and second directions are preferably substantially perpendicular. The conductive layer sandwich preferably contains one or more additional sublayers of a conductive material, such as a metal.Type: GrantFiled: July 6, 2010Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell
-
Publication number: 20110129652Abstract: A new lithographic process comprises reducing the linewidth of an image while maintaining the lithographic process window, and using this process to fabricate pitch split structures comprising nm order (e.g., about 22 nm) node semiconductor devices. The process comprises applying a lithographic resist layer on a surface of a substrate and patterning and developing the lithographic resist layer to form a nm order node image having an initial line width. Overcoating the nm order node image with an acidic polymer produces an acidic polymer coated image. Heating the acidic polymer coated image gives a heat treated coating on the image, the heating being conducted at a temperature and for a time sufficient to reduce the initial linewidth to a subsequent narrowed linewidth. Developing the heated treated coating removes it from the image resulting in a free-standing trimmed lithographic feature on the substrate. Optionally repeating the foregoing steps further reduces the linewidth of the narrowed line.Type: ApplicationFiled: January 1, 2011Publication date: June 2, 2011Applicant: International Business Machines CorporationInventors: Sean David Burns, Matthew E. Colburn, Steven John Holmes, Wu-Song Huang
-
Patent number: 7951660Abstract: A method for fabricating a metal-oxide-semiconductor device structure. The method includes introducing a dopant species concurrently into a semiconductor active layer that overlies an insulating layer and a gate electrode overlying the semiconductor active layer by ion implantation. The thickness of the semiconductor active layer, the thickness of the gate electrode, and the kinetic energy of the dopant species are chosen such that the projected range of the dopant species in the semiconductor active layer and insulating layer lies within the insulating layer and a projected range of the dopant species in the gate electrode lies within the gate electrode. As a result, the semiconductor active layer and the gate electrode may be doped simultaneously during a single ion implantation and without the necessity of an additional implant mask.Type: GrantFiled: November 7, 2003Date of Patent: May 31, 2011Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Larry Alan Nesbit
-
Patent number: 7923202Abstract: A structure and a method for forming the same. The method includes providing a structure which includes (a) a to-be-patterned layer, (b) a photoresist layer on top of the to-be-patterned layer wherein the photoresist layer includes a first opening, and (c) a cap region on side walls of the first opening. A first top surface of the to-be-patterned layer is exposed to a surrounding ambient through the first opening. The method further includes performing a first lithography process resulting in a second opening in the photoresist layer. The second opening is different from the first opening. A second top surface of the to-be-patterned layer is exposed to a surrounding ambient through the second opening.Type: GrantFiled: July 31, 2007Date of Patent: April 12, 2011Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III
-
Patent number: 7898045Abstract: Acceleration and voltage measurement devices and methods of fabricating acceleration and voltage measurement devices. The acceleration and voltage measurement devices including an electrically conductive plate on a top surface of a first insulating layer; a second insulating layer on a top surface of the conductive plate, the top surface of the plate exposed in an opening in the second insulating layer; conductive nanotubes suspended across the opening, and electrically conductive contacts to the nanotubes.Type: GrantFiled: July 2, 2008Date of Patent: March 1, 2011Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Leah Marie Pfeifer Pastel
-
Patent number: 7862982Abstract: A new lithographic process comprises reducing the linewidth of an image while maintaining the lithographic process window, and using this process to fabricate pitch split structures comprising nm order (e.g., about 22 nm) node semiconductor devices. The process comprises applying a lithographic resist layer on a surface of a substrate and patterning and developing the lithographic resist layer to form a nm order node image having an initial line width. Overcoating the nm order node image with an acidic polymer produces an acidic polymer coated image. Heating the acidic polymer coated image gives a heat treated coating on the image, the heating being conducted at a temperature and for a time sufficient to reduce the initial linewidth to a subsequent narrowed linewidth. Developing the heated treated coating removes it from the image resulting in a free-standing trimmed lithographic feature on the substrate. Optionally repeating the foregoing steps further reduces the linewidth of the narrowed line.Type: GrantFiled: June 12, 2008Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Sean David Burns, Matthew E. Colburn, Steven John Holmes, Wu-Song Huang
-
Patent number: 7851064Abstract: Methods for synthesizing carbon nanotubes and structures formed thereby, includes forming carbon nanotubes on a plurality of synthesis sites supported by a first substrate, interrupting nanotube synthesis, mounting a free end of each carbon nanotube to a second substrate, and removing the first substrate. Each carbon nanotube is capped by one of the synthesis sites, to which growth reactants have ready access.Type: GrantFiled: February 14, 2008Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell, Larry Alan Nesbit
-
Patent number: 7829883Abstract: Carbon nanotube field effect transistors, arrays of carbon nanotube field effect transistors, device structures, and arrays of device structures. A stacked device structure includes a gate electrode layer and catalyst pads each coupled electrically with a source/drain contact. The gate electrode layer is divided into multiple gate electrodes and at least one semiconducting carbon nanotube is synthesized by a chemical vapor deposition process on each of the catalyst pads. The gate electrode has a sidewall covered by a gate dielectric and at least one semiconducting carbon nanotube adjacent to the sidewall of the gate electrode. Source/drain contacts are electrically coupled with opposite ends of the semiconducting carbon nanotube to complete the device structure. Multiple device structures may be configured either as a memory circuit or as a logic circuit.Type: GrantFiled: February 12, 2004Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell, Larry Alan Nesbit
-
Publication number: 20100273298Abstract: A conductive layer in an integrated circuit is formed as a sandwich having multiple sublayers, including at least one sublayer of oriented carbon nanotubes. The conductive layer sandwich preferably contains two sublayers of carbon nanotubes, in which the carbon nanotube orientation in one sublayer is substantially perpendicular to that of the other layer. The conductive layer sandwich preferably contains one or more additional sublayers of a conductive material, such as a metal. In one embodiment, oriented carbon nanotubes are created by forming a series of elongated parallel catalyst strips on a horizontal surface, and growing carbon nanotubes from the catalyst in the presence of a directional flow of reactant gases.Type: ApplicationFiled: July 6, 2010Publication date: October 28, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell
-
Patent number: 7820502Abstract: A method for forming carbon nanotube field effect transistors, arrays of carbon nanotube field effect transistors, and device structures and arrays of device structures formed by the methods. The methods include forming a stacked structure including a gate electrode layer and catalyst pads each coupled electrically with a source/drain contact. The gate electrode layer is divided into multiple gate electrodes and at least one semiconducting carbon nanotube is synthesized by a chemical vapor deposition process on each of the catalyst pads. The completed device structure includes a gate electrode with a sidewall covered by a gate dielectric and at least one semiconducting carbon nanotube adjacent to the sidewall of the gate electrode. Source/drain contacts are electrically coupled with opposite ends of the semiconducting carbon nanotube to complete the device structure. Multiple device structures may be configured either as a memory circuit or as a logic circuit.Type: GrantFiled: October 29, 2007Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaolav Horak, Charles William Koburger, III, Peter H. Mitchell, Larry Alan Nesbit
-
Patent number: 7807335Abstract: A method of forming an image in a photoresist layer. The method includes, providing a substrate; forming the photoresist layer over the substrate; forming a contamination gettering topcoat layer over the photoresist layer, the contamination gettering topcoat layer including one or more polymers and one or more cation complexing agents; exposing the photoresist layer to actinic radiation through a photomask having opaque and clear regions, the opaque regions blocking the actinic radiation and the clear regions being transparent to the actinic radiation, the actinic radiation changing the chemical composition of regions of the photoresist layer exposed to the radiation forming exposed and unexposed regions in the photoresist layer; and removing either the exposed regions of the photoresist layer or the unexposed regions of the photoresist layer. The contamination gettering topcoat layer includes one or more polymers, one or more cation complexing agents and a casting solvent.Type: GrantFiled: June 3, 2005Date of Patent: October 5, 2010Assignee: International Business Machines CorporationInventors: Daniel A. Corliss, Dario Gil, Dario Leonardo Goldfarb, Steven John Holmes, David Vaclav Horak, Kurt Rudolf Kimmel, Karen Elizabeth Petrillo, Dmitriy Shneyder
-
Patent number: 7786583Abstract: A conductive layer in an integrated circuit is formed as a sandwich having multiple sublayers, including at least one sublayer of oriented carbon nanotubes. The conductive layer sandwich preferably contains two sublayers of carbon nanotubes, in which the carbon nanotube orientation in one sublayer is substantially perpendicular to that of the other layer. The conductive layer sandwich preferably contains one or more additional sublayers of a conductive material, such as a metal. In one embodiment, oriented carbon nanotubes are created by forming a series of parallel surface ridges, covering the top and one side of the ridges with a catalyst inhibitor, and growing carbon nanotubes horizontally from the uncovered vertical sides of the ridges. In another embodiment, oriented carbon nanotubes are grown on the surface of a conductive material in the presence of a directional flow of reactant gases and a catalyst.Type: GrantFiled: October 26, 2007Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H Mitchell
-
Patent number: 7750406Abstract: Design structure embodied in a machine readable medium for designing, manufacturing, or testing a design in which the design structure includes devices formed in a hybrid substrate characterized by semiconductor islands of different crystal orientations. An insulating layer divides the islands of at least one of the different crystal orientations into mutually aligned device and body regions. The body regions may be electrically floating relative to the device regions.Type: GrantFiled: October 24, 2007Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Ethan Harrison Cannon, Toshiharu Furukawa, John Gerard Gaudiello, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7691720Abstract: Vertical device structures incorporating at least one nanotube and methods for fabricating such device structures by chemical vapor deposition. Each nanotube is grown by chemical vapor deposition catalyzed by a catalyst pad and encased in a coating of a dielectric material. Vertical field effect transistors may be fashioned by forming a gate electrode about the encased nanotubes such that the encased nanotubes extend vertically through the thickness of the gate electrode. Capacitors may be fashioned in which the encased nanotubes and the corresponding catalyst pad bearing the encased nanotubes forms one capacitor plate.Type: GrantFiled: October 29, 2007Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III, Peter H. Mitchell, Larry Alan Nesbit