Patents by Inventor Steven K. Hsu
Steven K. Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210119616Abstract: An apparatus is provided which comprises: a first flip-flop (FF) cell with a data path multiplexed with a scan-data path, wherein the scan-data path is independent of a min-delay buffer, wherein the first FF cell has a memory element formed of at least two inverting cells, wherein the two inverting cells are coupled together via a common node; and a second FF cell with a data path multiplexed with a scan-data path, wherein the scan-data path of the second FF cell is independent of a min-delay buffer, and wherein the scan-data path of the second FF cell is coupled to the common node of the first FF cell.Type: ApplicationFiled: December 8, 2020Publication date: April 22, 2021Applicant: Intel CorporationInventors: Steven K. HSU, Amit AGARWAL, Simeon REALOV
-
Patent number: 10862462Abstract: An apparatus is provided which comprises: a first flip-flop (FF) cell with a data path multiplexed with a scan-data path, wherein the scan-data path is independent of a min-delay buffer, wherein the first FF cell has a memory element formed of at least two inverting cells, wherein the two inverting cells are coupled together via a common node; and a second FF cell with a data path multiplexed with a scan-data path, wherein the scan-data path of the second FF cell is independent of a min-delay buffer, and wherein the scan-data path of the second FF cell is coupled to the common node of the first FF cell.Type: GrantFiled: October 31, 2019Date of Patent: December 8, 2020Assignee: Intel CorporationInventors: Steven K. Hsu, Amit Agarwal, Simeon Realov
-
Patent number: 10756736Abstract: Some embodiments include apparatus and methods using an input stage and an output stage of a circuit. The input stage operates to receive an input signal and a clock signal and to provide an internal signal at an internal node based at least in part on the input signal. The input signal has levels in a first voltage range. The internal signal has levels in a second voltage range greater than the first voltage range. The output stage operates to receive the internal signal, the clock signal, and an additional signal generated based on the input signal. The output stage provides an output signal based at least in part on the input signal and the additional signal. The output signal has a third voltage range greater than the first voltage range.Type: GrantFiled: August 30, 2017Date of Patent: August 25, 2020Assignee: Intel CorporationInventors: Steven K. Hsu, Amit Agarwal, Ram K. Krishnamurthy
-
Publication number: 20200144995Abstract: An apparatus is provided which comprises: a first flip-flop (FF) cell with a data path multiplexed with a scan-data path, wherein the scan-data path is independent of a min-delay buffer, wherein the first FF cell has a memory element formed of at least two inverting cells, wherein the two inverting cells are coupled together via a common node; and a second FF cell with a data path multiplexed with a scan-data path, wherein the scan-data path of the second FF cell is independent of a min-delay buffer, and wherein the scan-data path of the second FF cell is coupled to the common node of the first FF cell.Type: ApplicationFiled: October 31, 2019Publication date: May 7, 2020Applicant: Intel CorporationInventors: Steven K. HSU, Amit AGARWAL, Simeon REALOV
-
Patent number: 10498314Abstract: An apparatus is provided which comprises: a first flip-flop (FF) cell with a data path multiplexed with a scan-data path, wherein the scan-data path is independent of a min-delay buffer, wherein the first FF cell has a memory element formed of at least two inverting cells, wherein the two inverting cells are coupled together via a common node; and a second FF cell with a data path multiplexed with a scan-data path, wherein the scan-data path of the second FF cell is independent of a min-delay buffer, and wherein the scan-data path of the second FF cell is coupled to the common node of the first FF cell.Type: GrantFiled: June 9, 2016Date of Patent: December 3, 2019Assignee: Intel CorporationInventors: Steven K. Hsu, Amit Agarwal, Simeon Realov
-
Patent number: 10418975Abstract: An apparatus is provided which comprises a clock inverter having an input coupled to a clock node, the clock inverter having an output, wherein the clock inverter has an N-well which is coupled to a first power supply; and a plurality of sequential logics coupled to the output of the clock inverter and also coupled to the clock node, wherein at least one sequential logics of the plurality of the sequential logics has an N-well which is coupled to a second power supply, wherein the second power supply has a voltage level lower than a voltage level of the first power supply.Type: GrantFiled: September 8, 2016Date of Patent: September 17, 2019Assignee: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Ram K. Krishnamurthy
-
Publication number: 20190280693Abstract: Some embodiments include apparatus and methods using an input stage and an output stage of a circuit. The input stage operates to receive an input signal and a clock signal and to provide an internal signal at an internal node based at least in part on the input signal. The input signal has levels in a first voltage range. The internal signal has levels in a second voltage range greater than the first voltage range. The output stage operates to receive the internal signal, the clock signal, and an additional signal generated based on the input signal. The output stage provides an output signal based at least in part on the input signal and the additional signal. The output signal has a third voltage range greater than the first voltage range.Type: ApplicationFiled: August 30, 2017Publication date: September 12, 2019Inventors: Steven K. Hsu, Amit Agarwal, Ram K. Krishnamurthy
-
Patent number: 10382019Abstract: An apparatus is provided which comprises: a multiplexer which is gated by a clock; and a flip-flop coupled to the multiplexer, wherein the flip-flop has a chain of at least four inverters one of which has an input to receive the clock.Type: GrantFiled: May 29, 2018Date of Patent: August 13, 2019Assignee: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Ram K. Krishnamurthy
-
Patent number: 10193536Abstract: An apparatus is provided which comprises: a clock node; a first inverter having an input coupled to the clock node; a data node; a master latch with a shared p-type keeper coupled to an output of the first inverter, the master latch coupled to the data node; and a slave latch coupled to an output of the master latch, the slave latch having a shared p-type keeper and a shared n-type footer, wherein the shared p-type keeper and the shared n-type footer of the slave latch are coupled to the clock node and the input of the first inverter.Type: GrantFiled: January 2, 2018Date of Patent: January 29, 2019Assignee: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Iqbal R. Rajwani, Ram K. Krishnamurthy
-
Patent number: 10177765Abstract: An apparatus is provided which comprises: a clock node; a test node; an enable node; and an AND-OR-INVERT (AOI) static latch coupled to the clock node, test node, and enable node, wherein the AOI static latch has embedded NOR functionality. Another apparatus comprises: a critical timing path having a pass-gate based integrated clock gate; and a non-critical timing path electrically coupled to the critical timing path, wherein the non-critical timing path includes an AND-OR-Inverter (AOI) based integrated clock gate with embedded NOR functionality.Type: GrantFiled: August 23, 2016Date of Patent: January 8, 2019Assignee: Intel CorporationInventors: Steven K. Hsu, Amit Agarwal, Iqbal R. Rajwani, Simeon Realov, Ram K. Krishnamurthy
-
Publication number: 20180278243Abstract: An apparatus is provided which comprises: a multiplexer which is gated by a clock; and a flip-flop coupled to the multiplexer, wherein the flip-flop has a chain of at least four inverters one of which has an input to receive the clock.Type: ApplicationFiled: May 29, 2018Publication date: September 27, 2018Applicant: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Ram K. Krishnamurthy
-
Patent number: 10049724Abstract: An apparatus is provided which comprises: a first supply node to provide power supply; a column of memory cells coupled to the first supply node; a diode-connected device having a gate terminal coupled to the first supply node, and a source terminal coupled to second supply node; and a stack of devices coupled to the first supply node, wherein at least one device in the stack is coupled to the second supply node, and wherein the stack of devices is controllable according to an operation mode.Type: GrantFiled: June 7, 2016Date of Patent: August 14, 2018Assignee: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Sri Harsha Choday
-
Patent number: 9985612Abstract: An apparatus is provided which comprises: a multiplexer which is gated by a clock; and a flip-flop coupled to the multiplexer, wherein the flip-flop has a chain of at least four inverters one of which has an input to receive the clock.Type: GrantFiled: August 24, 2016Date of Patent: May 29, 2018Assignee: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Ram K. Krishnamurthy
-
Publication number: 20180145663Abstract: An apparatus is provided which comprises: a clock node; a first inverter having an input coupled to the clock node; a data node; a master latch with a shared p-type keeper coupled to an output of the first inverter, the master latch coupled to the data node; and a slave latch coupled to an output of the master latch, the slave latch having a shared p-type keeper and a shared n-type footer, wherein the shared p-type keeper and the shared n-type footer of the slave latch are coupled to the clock node and the input of the first inverter.Type: ApplicationFiled: January 2, 2018Publication date: May 24, 2018Applicant: INTEL CORPORATIONInventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Iqbal R. Rajwani, Ram K. Krishnamurthy
-
Patent number: 9960753Abstract: Described is a latch which comprises: a first AND-OR-invert (AOI) logic gate; and a second AOI logic gate coupled to the first AOI logic gate, wherein the first and second AOI logic gates have respective first and second keeper devices coupled to a power supply node. Described is a flip-flop which comprises: a first latch including: a first AOI logic gate; and a second AOI logic gate coupled to the first AOI logic gate, wherein the first and second AOI logic gates have respective first and second keeper devices coupled to a power supply, the first latch having an output node; and a second latch having an input node coupled to the output node of the first latch, the second latch having an output node to provide an output of the flip-flop.Type: GrantFiled: July 13, 2016Date of Patent: May 1, 2018Assignee: Intel CorporationInventors: Steven K. Hsu, Amit Agarwal, Ram K. Krishnamurthy
-
Publication number: 20180091150Abstract: Some embodiments include apparatus and methods using an input stage and an output stage of a circuit. The input stage operates to receive an input signal and a clock signal and to provide an internal signal at an internal node based at least in part on the input signal. The input signal has levels in a first voltage range. The internal signal has levels in a second voltage range greater than the first voltage range. The output stage operates to receive the internal signal, the clock signal, and an additional signal generated based on the input signal. The output stage provides an output signal based at least in part on the input signal and the additional signal. The output signal has a third voltage range greater than the first voltage range.Type: ApplicationFiled: September 27, 2016Publication date: March 29, 2018Inventors: Steven K. Hsu, Amit Agarwal, Ram K. Krishnamurthy
-
Publication number: 20180069538Abstract: An apparatus is provided which comprises a clock inverter having an input coupled to a clock node, the clock inverter having an output, wherein the clock inverter has an N-well which is coupled to a first power supply; and a plurality of sequential logics coupled to the output of the clock inverter and also coupled to the clock node, wherein at least one sequential logics of the plurality of the sequential logics has an N-well which is coupled to a second power supply, wherein the second power supply has a voltage level lower than a voltage level of the first power supply.Type: ApplicationFiled: September 8, 2016Publication date: March 8, 2018Inventors: Amit Agarwal, Steven K. Hsu, Ram K. Krishnamurthy
-
Publication number: 20180062625Abstract: An apparatus is provided which comprises: a multiplexer which is gated by a clock; and a flip-flop coupled to the multiplexer, wherein the flip-flop has a chain of at least four inverters one of which has an input to receive the clock.Type: ApplicationFiled: August 24, 2016Publication date: March 1, 2018Inventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Ram K. Krishnamurthy
-
Publication number: 20180062658Abstract: An apparatus is provided which comprises: a clock node; a test node; an enable node; and an AND-OR-INVERT (AOI) static latch coupled to the clock node, test node, and enable node, wherein the AOI static latch has embedded NOR functionality. Another apparatus comprises: a critical timing path having a pass-gate based integrated clock gate; and a non-critical timing path electrically coupled to the critical timing path, wherein the non-critical timing path includes an AND-OR-Inverter (AOI) based integrated clock gate with embedded NOR functionality.Type: ApplicationFiled: August 23, 2016Publication date: March 1, 2018Inventors: Steven K. Hsu, Amit Agarwal, Iqbal R. Rajwani, Simeon Realov, Ram K. Krishnamurthy
-
Patent number: 9859876Abstract: An apparatus is provided which comprises: a clock node; a first inverter having an input coupled to the clock node; a data node; a master latch with a shared p-type keeper coupled to an output of the first inverter, the master latch coupled to the data node; and a slave latch coupled to an output of the master latch, the slave latch having a shared p-type keeper and a shared n-type footer, wherein the shared p-type keeper and the shared n-type footer of the slave latch are coupled to the clock node and the input of the first inverter.Type: GrantFiled: August 25, 2016Date of Patent: January 2, 2018Assignee: Intel CorporationInventors: Amit Agarwal, Steven K. Hsu, Simeon Realov, Iqbal R. Rajwani, Ram K. Krishnamurthy