Patents by Inventor Suk Pil Kim
Suk Pil Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8058701Abstract: Antifuse structures, antifuse arrays, methods of manufacturing, and methods of operating the same are provided. An antifuse structure includes bitlines formed as first diffusing regions within a semiconductor substrate, an insulation layer formed on the bitlines, and wordlines formed on the insulation layer. An antifuse array includes a plurality of antifuse structures arranged in an array.Type: GrantFiled: June 30, 2008Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-kee Kim, Yoon-dong Park, Seung-hoon Lee, I-hun Song, Won-joo Kim, Young-gu Jin, Hyuk-soon Choi, Suk-pil Kim
-
Patent number: 8053822Abstract: Example embodiments provide a capacitorless dynamic random access memory (DRAM), and methods of manufacturing and operating the same. The capacitorless DRAM according to example embodiments may include a semiconductor layer separated from a top surface of a substrate and that contains a source region, a drain region, and a channel region, a charge reserving layer formed on the channel region, and a gate formed on the substrate to contact the channel region and the charge reserving layer.Type: GrantFiled: May 22, 2008Date of Patent: November 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-pil Kim, Young-gu Jin, Yoon-dong Park
-
Patent number: 8017477Abstract: A nonvolatile memory device includes a plurality of first control gate electrodes, second control gate electrodes, first storage node films, and second storage node films. The first control gate electrodes are recessed into a semiconductor substrate. Each second control gate electrode is disposed between two adjacent first control gate electrodes. The second control gate electrodes are disposed on the semiconductor substrate over the first control gate electrodes. The first storage node films are disposed between the semiconductor substrate and the first control gate electrodes. The second storage node films are disposed between the semiconductor substrate and the second control gate electrodes. A method of fabricating the nonvolatile memory device includes forming the first storage node films, forming the first control gate electrodes, forming the second storage node films, and forming the second control gate electrodes.Type: GrantFiled: February 9, 2007Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Suk-pil Kim, Yoon-dong Park
-
Patent number: 8017991Abstract: Example embodiments provide a non-volatile memory device with increased integration and methods of operating and fabricating the same. A non-volatile memory device may include a plurality of first storage node films and a plurality of first control gate electrodes on a semiconductor substrate. A plurality of second storage node films and a plurality of second control gate electrodes may be recessed into the semiconductor substrate between two adjacent first control gate electrodes and below the bottom of the plurality of first control gate electrodes. A plurality of bit line regions may be on the semiconductor substrate and each may extend across the plurality of first control gate electrodes and the plurality of second control gate electrodes.Type: GrantFiled: March 15, 2007Date of Patent: September 13, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Suk-pil Kim, Yoon-dong Park, June-mo Koo
-
Publication number: 20110199602Abstract: A sensor, including a plurality of photo gate pairs on a semiconductor substrate, each of the photo gate pairs including a first photo gate and a second photo gate, a first shared floating diffusion region in the semiconductor substrate, and a plurality of first transmission transistors on the semiconductor substrate, wherein each of the plurality of first transmission transistors is adapted to transmit charges to the first shared floating diffusion region in response to a first transmission control signal, the charges being generated in the semiconductor substrate under the first photo gate of each of the plurality of photo gate pairs.Type: ApplicationFiled: February 17, 2011Publication date: August 18, 2011Inventors: Suk Pil KIM, Yoon Dong Park, Dong Seok Suh, Young Gu Jin, Seung Hoon Lee
-
Patent number: 7986545Abstract: A non-volatile memory device having a stack structure, and a method of operating the non-volatile memory device In which the non-volatile memory device includes a plurality of variable resistors arranged in at least one layer. At least one layer selection bit line and a plurality of bit lines coupled to the plurality of the variable resistors are provided. A plurality of selection transistors coupled between the plurality of the bit lines and the plurality of the variable resistors are provided.Type: GrantFiled: May 13, 2009Date of Patent: July 26, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-eung Yoon, Won-joo Kim, June-mo Koo, Suk-pil Kim, Tae-hee Lee
-
Publication number: 20110128430Abstract: Image sensors include a second photoelectric conversion device disposed in a lower portion of a substrate and a first photoelectric conversion device extending between the secondary photoelectric conversion device and a light receiving surface of the substrate. Electrical isolation between the first and second photoelectric conversion devices is provided by a photoelectron barrier, which may be an optically transparent electrically insulating material. MOS transistors may be utilized to transfer photoelectrons generated within the first and second photoelectric conversion devices to a floating diffusion region within the image sensor. These transistors may represent one example of means for transferring photoelectrons generated in the first and second photoelectric conversion devices to a floating diffusion region in the substrate, in response to first and second gating signals, respectively. The first and second gating signals may be active during non-overlapping time intervals.Type: ApplicationFiled: December 2, 2010Publication date: June 2, 2011Inventors: Eric Fossum, Suk Pil Kim, Yoon Dong Park, Hoon Sang Oh, Hyung Jin Bae, Tae Eung Yoon
-
Patent number: 7948024Abstract: A nonvolatile memory device is provided that includes; a first semiconductor layer extending in a first direction, a second semiconductor layer extending in parallel with and separated from the first semiconductor layer, an isolation layer between the first semiconductor layer and second semiconductor layer, a first control gate electrode between the first semiconductor layer and the isolation layer, a second control gate electrode between the second semiconductor layer and the isolation layer, wherein the second control gate electrode and first control gate electrode are respectively disposed at opposite sides of the isolation layer, a first charge storing layer between the first control gate electrode and the first semiconductor layer, and a second charge storing layer between the second control gate electrode and the second semiconductor layer.Type: GrantFiled: June 15, 2009Date of Patent: May 24, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-pil Kim, Yoon-dong Park, June-mo Koo, Tae-eung Yoon
-
Patent number: 7947590Abstract: The non-volatile memory device may include a semiconductor substrate having a body and a pair of fins. A bridge insulating layer may non-electrically connect upper portions of the pair of fins to define a void between the pair of fins. Outer surfaces of the pair of fins are the surfaces of the pair of fins that do not face the void and inner surfaces of the pair of fins are the surfaces of the pair of fins that do face the void. The non-volatile memory device may further include at least one control gate electrode that may cover at least a portion of outer surfaces of the pair of fins, may extend over the bridge insulating layer, and may be isolated from the semiconductor substrate. At least one pair of gate insulating layers may be between the at least one control gate electrode and the pair of fins, and at least one pair of storage nodes may be between the at least one pair of gate insulating layers and the at least one control gate electrode.Type: GrantFiled: October 2, 2009Date of Patent: May 24, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-Dong Park, Won-Joo Kim, June-Mo Koo, Suk-Pil Kim, Jae-Woong Hyun, Jung-Hoon Lee
-
Patent number: 7948019Abstract: Example embodiments include nonvolatile memory devices that have good operation performance and may be made in a highly integrated structure, and methods of operating the same. Example embodiments of the nonvolatile memory devices include a substrate electrode, and a semiconductor channel layer on the substrate electrode, a floating gate electrode on the substrate electrode, wherein a portion of the floating gate electrode faces the semiconductor channel layer, a control gate electrode on the floating gate electrode, and wherein a distance between a portion of the floating gate electrode and the substrate electrode is smaller than a distance between the semiconductor channel layer and the substrate electrode wherein charge tunneling occurs.Type: GrantFiled: February 21, 2008Date of Patent: May 24, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-gu Jin, Ki-ha Hong, Yoon-dong Park, Jai-kwang Shin, Suk-pil Kim
-
Publication number: 20110109762Abstract: A pixel of an image sensor, the pixel including a plurality of photoelectric conversion elements arranged in a semiconductor substrate; and a first transfer circuit for sequentially transferring photo-charges generated by each of the plurality of photoelectric conversion elements to a first floating diffusion node.Type: ApplicationFiled: November 5, 2010Publication date: May 12, 2011Inventors: Yoon Dong PARK, Suk Pil KIM
-
Publication number: 20110096215Abstract: An image sensor includes a first substrate including a driving element, a first insulation layer on the first substrate and on the driving element, a second substrate including a photoelectric conversion element, and a second insulation layer on the second substrate and on the photoelectric conversion element. A surface of the second insulation layer is on an upper surface of the first insulation layer. The image sensor includes a conductive connector penetrating the second insulation layer and a portion of the first insulation layer. Methods of forming image sensors are also disclosed.Type: ApplicationFiled: October 22, 2010Publication date: April 28, 2011Inventors: Sang-Jun Choi, Yoon-Dong Park, Chris Hong, Dae-Lok Bae, Jung-Chak Ahn, Chang-Rok Moon, June-Mo Koo, Suk-Pil Kim, Hoon-Sang Oh
-
Patent number: 7932551Abstract: A nonvolatile memory device is provided. In the nonvolatile memory device, a semiconductor substrate of a first conductivity type includes first and second fins. A common bit line electrode connects one end of the first fin to one end of the second fin. Control gate electrodes cover the first and second fins and expand across the top surface of each of the first and second fins. A first string selection gate electrode positioned between the common bit line electrode and the control gate electrodes may cover the first and second fins and expand across the top surface of each of the first and second fins. A second string selection gate electrode positioned between the first string selection gate electrode and the control gate electrodes may cover the first and second fins and expand across the top surface of each of the first and second fins.Type: GrantFiled: September 21, 2007Date of Patent: April 26, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Yoon-dong Park, June-mo Koo, Suk-pil Kim, Sung-jae Byun
-
Patent number: 7910967Abstract: A ferroelectric capacitor having a three-dimensional structure, a nonvolatile memory device having the same, and a method of fabricating the same are provided. The ferroelectric capacitor may include a trench-type lower electrode, at least one layer formed around the lower electrode, a ferroelectric layer (PZT layer) formed on the lower electrode and the at least one layer and an upper electrode formed on the ferroelectric layer. The at least one layer may be at least one insulating interlayer and the at least one layer may also be at least one diffusion barrier layer. The at least one layer may be formed of an insulating material excluding SiO2 or may have a perovskite crystal structure excluding Pb.Type: GrantFiled: September 5, 2006Date of Patent: March 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-min Shin, Young-soo Park, June-mo Koo, Byoung-jae Bae, I-hun Song, Suk-pil Kim
-
Patent number: 7910909Abstract: Provided are a non-volatile memory device that may be configured in a stacked structure and may be more easily highly integrated, and a method of fabricating the non-volatile memory device. At least one first electrode and at least one second electrode are provided. The at least one second electrode may cross the at least one first electrode. At least one data storage layer may be at an intersection between the at least one first electrode and the at least one second electrode. Any one of the at least one first electrode and the at least one second electrode may include at least one junction diode connected to the at least one data storage layer.Type: GrantFiled: September 23, 2008Date of Patent: March 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-pil Kim, Yoon-dong Park, June-mo Koo
-
Patent number: 7894265Abstract: The non-volatile memory device may include one or more main strings each of which may include first and second substrings which may separately include a plurality of memory cell transistors; and a charge supply line which may be configured to provide charges to or block charges from the first and second substrings of each of the main strings, wherein each of the main strings may include a first ground selection transistor which may be connected to the first substring; a first substring selection transistor which may be connected to the first ground selection transistor; a second ground selection transistor which may be connected to the second substring; and a second substring selection transistor which may be connected to the second ground selection transistor. A method of programming a target cell of the memory device includes activating selection transistors connected to a main string and substring of the target cell.Type: GrantFiled: April 18, 2008Date of Patent: February 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-hee Lee, Won-joo Kim, Yoon-dong Park, June-mo Koo, Suk-pil Kim, Tae-eung Yoon
-
Patent number: 7863672Abstract: Provided are a non-volatile memory device that may expand to a stacked structure and may be more easily highly integrated and an economical method of fabricating the non-volatile memory device. The non-volatile memory device may include at least one semiconductor column. At least one first control gate electrode may be arranged on a first side of the at least one semiconductor column. At least one second control gate electrode may be arranged on a second side of the at least one semiconductor column. A first charge storage layer may be between the at least one first control gate electrode and the at least one semiconductor column. A second charge storage layer may be between the at least one second control gate electrode and the at least one semiconductor column.Type: GrantFiled: October 3, 2008Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-gu Jin, Yoon-dong Park, Won-joo Kim, Suk-pil Kim, Seung-hoon Lee
-
Patent number: 7833890Abstract: Example embodiments relate to a semiconductor device and a method of manufacturing the same. A semiconductor device according to example embodiments may have reduced disturbances during reading operations and a reduced short channel effect. The semiconductor device may include a semiconductor substrate having a body and a pair of fins protruding from the body. Inner spacer insulating layers may be formed on an upper portion of an inner sidewall of the pair of fins so as to reduce the entrance to the region between the pair of fins. A gate electrode may cover a portion of the external sidewalls of the pair of fins and may extend across the inner spacer insulating layers so as to define a void between the pair of fins. Gate insulating layers may be interposed between the gate electrode and the pair of fins.Type: GrantFiled: June 9, 2009Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, June-mo Koo, Seung-hwan Song, Suk-pil Kim, Yoon-dong Park, Jong-jin Lee
-
Patent number: 7829932Abstract: Example embodiments relate to a semiconductor device including a fin-type channel region and a method of fabricating the same. The semiconductor device includes a semiconductor substrate, a semiconductor pillar and a contact plug. The semiconductor substrate includes at least one pair of fins used (or functioning) as an active region. The semiconductor pillar may be interposed between portions of the fins to connect the fins. The contact plug may be disposed (or formed) on the semiconductor pillar and electrically connected to top surfaces of the fins.Type: GrantFiled: October 31, 2007Date of Patent: November 9, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-hwan Song, Suk-pil Kim, Yoon-dong Park, Won-joo Kim, June-mo Koo, Kyoung-Iae Cho, Jae-woong Hyun, Sung-jae Byun
-
Patent number: 7813180Abstract: Example embodiment non-volatile memory devices may be capable of increased integration and reliability and may provide example methods of operating non-volatile memory devices. Example embodiment non-volatile memory devices may include a first control gate electrode on a semiconductor substrate. A first charge storing layer may be between the semiconductor substrate and the first control gate electrode. A source region may be defined in the semiconductor substrate at one side of the first control gate electrode. A first auxiliary gate electrode may be at the other side of the first control gate electrode and may be recessed into the semiconductor substrate. A first drain region may be defined in the semiconductor substrate at one side of the first auxiliary gate electrode opposite to the first control gate electrode. A bit line may be connected to the first drain region.Type: GrantFiled: December 27, 2007Date of Patent: October 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Won-joo Kim, Yoon-dong Park, June-mo Koo, Suk-pil Kim, Tae-hee Lee