Patents by Inventor Sumant Ranganathan
Sumant Ranganathan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090177899Abstract: A system and method for implementing a common control bus in a multi-regulator power supply integrated circuit. The integrated circuit may, for example, comprise first and second power regulator modules that control at least one characteristic of respective power signals. The integrated circuit may also, for example, comprise a communication interface module that receives power control information related to operation of the first and second power regulator modules over a shared data bus. An exemplary method may, for example, comprise receiving power control information over a data bus. The method may also, for example, comprise determining which of a plurality of power regulators corresponds to the received power control information. The method may further, for example, comprise determining a regulator control signal, based at least in part on the received power control information, and provide the regulator control signal to the determined regulator(s) to control operation of the determined regulator(s).Type: ApplicationFiled: March 10, 2009Publication date: July 9, 2009Applicant: BROADCOM CORPORATIONInventors: Chun-ying Chen, Pieter Vorenkamp, Neil Y. Kim, Sumant Ranganathan
-
Patent number: 7548767Abstract: A system and method for providing a low power warning in a portable communication device based on predicted device utilization. Various aspects of the present invention may comprise monitoring power utilization for a portable communication device. A power utilization profile may be determined based, at least in part, on the results of the power utilization monitoring. Power availability for the portable communication device may be determined. Future power need for the portable communication device may be predicted based, at least in part, on the determined power utilization profile. The predicted future power need and the determined power availability may be analyzed to determine whether to generate a warning indicating a potential future power shortage. If it is determined that a potential future power shortage warning should be generated, such a warning may be generated. Such a warning may, for example, be generated in accordance with user specifications.Type: GrantFiled: June 24, 2005Date of Patent: June 16, 2009Assignee: Broadcom CorporationInventors: Neil Y. Kim, Pieter Vorenkamp, Sumant Ranganathan, Chun-ying Chen
-
Patent number: 7508188Abstract: A switch regulator module includes a switch and a current sensing module. The switch has an input port and an output port. The current sensing module senses a first voltage at the input port of the switch and a second voltage at the output port of the switch. The current sensing module generates a sense signal that is proportional to a current that flows through the switch based on the first and second voltages.Type: GrantFiled: February 16, 2007Date of Patent: March 24, 2009Assignee: Broadcom CorporationInventors: Sumant Ranganathan, Zhou Lin
-
Patent number: 7509507Abstract: A system and method for implementing a common control bus in a multi-regulator power supply integrated circuit. The integrated circuit may, for example, comprise first and second power regulator modules that control at least one characteristic of respective power signals. The integrated circuit may also, for example, comprise a communication interface module that receives power control information related to operation of the first and second power regulator modules over a shared data bus. An exemplary method may, for example, comprise receiving power control information over a data bus. The method may also, for example, comprise determining which of a plurality of power regulators corresponds to the received power control information. The method may further, for example, comprise determining a regulator control signal, based at least in part on the received power control information, and provide the regulator control signal to the determined regulator(s) to control operation of the determined regulator(s).Type: GrantFiled: June 21, 2005Date of Patent: March 24, 2009Assignee: Broadcom CorporationInventors: Chun-ying Chen, Pieter Vorenkamp, Neil Y. Kim, Sumant Ranganathan
-
Patent number: 7477100Abstract: Provided are a method and system for demodulating a signal. The method includes receiving the signal along first and second signal paths within a demodulator having a common starting point. Impedance values along each of the paths are changed alternately in synchronism.Type: GrantFiled: April 27, 2005Date of Patent: January 13, 2009Assignee: Broadcom CorporationInventors: Sumant Ranganathan, Tom W. Kwan, Hung-Sung Li
-
Patent number: 7453943Abstract: A hybrid circuit that decouples gains for a transmit signal and a receive signal of a broadband modem that is coupled to a telephone line is provided. The hybrid circuit includes a multi-port transformer, a pair of line matching resistors, and a bridge circuit. The multi-port transformer includes a line coil electrically coupled to a telephone line, a linedriver coil magnetically coupled to the line coil and a receive coil that is also magnetically coupled to the line coil. In an alternate embodiment, a hybrid circuit is provided that includes a multi-port transformer in which the line coil, linedriver coil and receive coil include two coil segments. A broadband modem incorporating a hybrid circuit of the present invention is also provided.Type: GrantFiled: October 27, 2003Date of Patent: November 18, 2008Assignee: Broadcom CorporationInventors: Augustine Kuo, Tom Kwan, Sumant Ranganathan
-
Patent number: 7348838Abstract: Provided are a method and system for removing an offset direct current (DC) component from an input waveform. The method includes multiplying the input waveform with a demodulation waveform to produce a first differential current signal. An absolute value representation of the demodulation waveform is multiplied with a reference DC offset value to produce a second differential current signal. The first and second differential current signals are then differenced.Type: GrantFiled: April 27, 2005Date of Patent: March 25, 2008Assignee: Broadcom CorporationInventors: Sumant Ranganathan, Tom W. Kwan, Hung-Sung Li
-
Publication number: 20070279040Abstract: A switch regulator module includes a switch and a current sensing module. The switch has an input port and an output port. The current sensing module senses a first voltage at the input port of the switch and a second voltage at the output port of the switch. The current sensing module generates a sense signal that is proportional to a current that flows through the switch based on the first and second voltages.Type: ApplicationFiled: February 16, 2007Publication date: December 6, 2007Applicant: Broadcom CorporationInventors: Sumant Ranganathan, Zhou Lin
-
Patent number: 7305045Abstract: Low voltage swing pad driver and receiver. A transmitter portion and a receiver portion are implemented within various devices that communicate using low voltage swing pads communicatively coupled via a trace. The transmitter portion of one device generates a current signal that is pushed/pulled to a low voltage swing pad and is then passed across the trace to another low voltage swing pad. The transmitter portion includes a current driver that outputs the current signal to the low voltage swing pads, and the receiver portion includes a trans-impedance amplifier that transforms the received current signal into a voltage signal. The low voltage swing pad driver and receiver generates a relatively low voltage swing when compared to CMOS full-scale voltage swings thereby significantly reducing the possibility of introducing any noise and/or distortion of data that is communicated via the interface.Type: GrantFiled: August 25, 2004Date of Patent: December 4, 2007Assignee: Broadcom CorporationInventors: Sumant Ranganathan, Tom W. Kwan
-
Patent number: 7288990Abstract: A method can allow a system to selectively control increasing of a bias source in a reference buffer or decreasing impedance looking into a output of the reference buffer for a temporary or selective time period, which can result in an increased overall efficiency of the system. The method can include at least the following steps. A first input signal is received at an input of a reference buffer. A second input signal is received from a load at an output of the reference buffer. A value of a bias source coupled to the output of the reference buffer is modulated, such that a spike of a signal at the output of the reference buffer caused by the second input signal is maintained below a threshold value. Alternatively, an impedance looking into the output of the reference buffer is modulated, such that a spike of a signal at the output of the reference buffer caused by the second input signal is maintained below a threshold value.Type: GrantFiled: December 2, 2005Date of Patent: October 30, 2007Assignee: Broadcom CorporationInventor: Sumant Ranganathan
-
Patent number: 7282991Abstract: An embodiment of the present invention includes an amplifier on an integrated circuit, with the amplifier having positive and negative inputs, and positive and negative outputs. A first feedback capacitor is on the integrated circuit between the positive input and the negative output. A second feedback capacitor is on the integrated circuit between the negative input and the positive output. A package encloses the integrated circuit. A third capacitor is between the positive and negative inputs. A feedback factor of the amplifier circuit approaches unity. In example embodiments, the first and second capacitors are between 3 and 10 pF. The third capacitor is between 3 and 10 pF.Type: GrantFiled: July 12, 2004Date of Patent: October 16, 2007Assignee: Broadcom CorporationInventor: Sumant Ranganathan
-
Patent number: 7259956Abstract: The present invention provides several scalable integrated circuit high density capacitors and their layout techniques. The capacitors are scaled, for example, by varying the number of metal layers and/or the area of the metal layers used to from the capacitors. The capacitors use different metallization patterns to form the metal layers, and different via patterns to couple adjacent metal layers. In embodiments, optional shields are included as the top-most and/or bottom-most layers of the capacitors, and/or as side shields, to reduce unwanted parasitic capacitance.Type: GrantFiled: December 17, 2004Date of Patent: August 21, 2007Assignee: Broadcom CorporationInventors: Victor Chiu-Kit Fong, Eric Bruce Blecker, Tom W. Kwan, Ning Li, Sumant Ranganathan, Chao Tang, Pieter Vorenkamp
-
Patent number: 7142036Abstract: A system and method are used to maintain a variance in feedback factors of an amplifier between the first and second phases either below a threshold value or within a specified range. The system includes the amplifier and first through third capacitances. The amplifier is coupled between an input node and an output node that operates during first and second phases of operation. The first capacitance is coupled across the amplifier and between the input node and the output node during the first and second phases of operation. The second capacitance is coupled to the input node during the first phase of operation. The third capacitance is coupled to one of the input and output nodes during one or both of the first and second phases of operation.Type: GrantFiled: April 30, 2004Date of Patent: November 28, 2006Assignee: Broadcom CorporationInventor: Sumant Ranganathan
-
Patent number: 7142056Abstract: An operational amplifier includes a first stage with a first differential transistor pair inputting a differential input signal at their gates, a first tail current source transistor connected to sources of the first differential transistor pair, and a load transistor pair connected in series with the drain of first differential transistor pair. An input stage includes a second differential transistor pair connected to respective drains of the first differential transistor pair at their gates, and a second tail current transistor connected to sources of the differential transistor pair. An output stage outputs a signal corresponding to the differential input signal.Type: GrantFiled: April 14, 2004Date of Patent: November 28, 2006Assignee: Broadcom CorporationInventors: Eric B. Blecker, Sumant Ranganathan
-
Patent number: 7119585Abstract: A sample and hold circuit including a plurality of input signal sampling switches using native NMOS transistors in combination with switched bulk PMOS transistors. The input signal sampling switches input a differential input signal and output an intermediate differential signal. A plurality of capacitors are connected to the intermediate differential signal. A plurality of summing junction switches receive charge stored on the plurality of capacitors, and output a differential sampled and held charge to the summing junction. The plurality of input signal sampling switches include first, second, third, and fourth switches each having an input and an output. Inputs of the first and third switches are connected to a first voltage of the differential input voltage. Inputs of the second and fourth switches are connected to a second voltage of the differential input voltage. Outputs of the first and second switches are connected together and to an input of a first capacitor of the plurality of capacitors.Type: GrantFiled: August 27, 2004Date of Patent: October 10, 2006Assignee: Broadcom CorporationInventor: Sumant Ranganathan
-
Patent number: 7098735Abstract: A method can allow a system to selectively control increasing of a bias source in a reference buffer or decreasing impedance looking into a output of the reference buffer for a temporary or selective time period, which can result in an increased overall efficiency of the system. The method can include at least the following steps. A first input signal is received at an input of a reference buffer. A second input signal is received from a load at an output of the reference buffer. A value of a bias source coupled to the output of the reference buffer is modulated, such that a spike of a signal at the output of the reference buffer caused by the second input signal is maintained below a threshold value. Alternatively, an impedance looking into the output of the reference buffer is modulated, such that a spike of a signal at the output of the reference buffer caused by the second input signal is maintained below a threshold value.Type: GrantFiled: April 30, 2004Date of Patent: August 29, 2006Assignee: Broadcom CorporationInventor: Sumant Ranganathan
-
Publication number: 20060136757Abstract: A system and method for implementing a common control bus in a multi-regulator power supply integrated circuit. The integrated circuit may, for example, comprise first and second power regulator modules that control at least one characteristic of respective power signals. The integrated circuit may also, for example, comprise a communication interface module that receives power control information related to operation of the first and second power regulator modules over a shared data bus. An exemplary method may, for example, comprise receiving power control information over a data bus. The method may also, for example, comprise determining which of a plurality of power regulators corresponds to the received power control information. The method may further, for example, comprise determining a regulator control signal, based at least in part on the received power control information, and provide the regulator control signal to the determined regulator(s) to control operation of the determined regulator(s).Type: ApplicationFiled: June 21, 2005Publication date: June 22, 2006Inventors: Chun-ying Chen, Pieter Vorenkamp, Neil Kim, Sumant Ranganathan
-
Patent number: 7049990Abstract: A sigma-delta modulator includes a summing junction that receives an input signal. A plurality of integrators are arranged in series, the integrators output an integrated signal value to a multi-input quantizer. The multi-input quantizer has a plurality of comparators each with switched capacitor inputs. The multi-input quantizer outputs a quantized signal to a multi-bit feedback DAC that drives the summing junction.Type: GrantFiled: July 2, 2004Date of Patent: May 23, 2006Assignee: BROADCOM CorporationInventor: Sumant Ranganathan
-
Publication number: 20060082482Abstract: A method can allow a system to selectively control increasing of a bias source in a reference buffer or decreasing impedance looking into a output of the reference buffer for a temporary or selective time period, which can result in an increased overall efficiency of the system. The method can include at least the following steps. A first input signal is received at an input of a reference buffer. A second input signal is received from a load at an output of the reference buffer. A value of a bias source coupled to the output of the reference buffer is modulated, such that a spike of a signal at the output of the reference buffer caused by the second input signal is maintained below a threshold value. Alternatively, an impedance looking into the output of the reference buffer is modulated, such that a spike of a signal at the output of the reference buffer caused by the second input signal is maintained below a threshold value.Type: ApplicationFiled: December 2, 2005Publication date: April 20, 2006Applicant: Broadcom CorporationInventor: Sumant Ranganathan
-
Publication number: 20060023647Abstract: A second output transmission signal (“TX2”) added to a line driver is a scaled version of the main output transmission signal (“TX1”). TX2 is scaled from TX1 by a variable scale factor K. An adaptive hybrid circuit subtracts TX1 and TX2 from a line signal carrying both a line transmission signal and a line received signal (“RX”). A programmable impedance Ztune is coupled between the TX2 output of the line driver and the RX output of the adaptive hybrid circuit. A transmission echo in the output RX signal is measured. K and Ztune are then adaptively tuned to minimize the transmission echo. The hybrid in this case becomes a 4-port network, one port specifically added to adaptively cancel the transmission echo in the RX output of the adaptive hybrid circuit. Alternatively, the hybrid may be a 3-port hybrid including variable impedances to cancel the line transmission signal.Type: ApplicationFiled: December 3, 2004Publication date: February 2, 2006Inventors: Tom Kwan, Sumant Ranganathan