Patents by Inventor Sung-Haeng Cho
Sung-Haeng Cho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130299817Abstract: A thin film transistor array panel includes: a gate line disposed on a substrate and including a gate electrode, a semiconductor layer including an oxide semiconductor disposed on the substrate, and a data wire layer disposed on the substrate and including a data line intersecting the gate line, a source electrode connected to the data line, and a drain electrode facing the source electrode. In addition, at least one of the data line, the source electrode or the drain electrode of the data wire layer includes a barrier layer and a main wiring layer disposed on the barrier layer. The main wiring layer includes copper or a copper alloy. Also, the barrier layer includes a metal oxide, and the metal oxide includes zinc.Type: ApplicationFiled: October 25, 2012Publication date: November 14, 2013Applicant: Samsung Display Co., Ltd.Inventors: Jae Woo PARK, Do-Hyun Kim, Young Joo Choi, Dong Hoon Lee, Sung Haeng Cho
-
Publication number: 20130260498Abstract: A thin film transistor, a display device, and a manufacturing method thereof. The thin film transistor includes a control electrode, a semiconductor overlapping the control electrode, and an input electrode and an output electrode disposed on or under the semiconductor and opposite to each other. The semiconductor includes a first portion disposed between the input electrode and the output electrode and having a first crystallinity, and a second portion connected with the first portion, which overlaps the input electrode or the output electrode, and having a second crystallinity. The first crystallinity is higher than the second crystallinity.Type: ApplicationFiled: May 22, 2013Publication date: October 3, 2013Applicant: Samsung Display Co., Ltd.Inventors: Sung-Haeng CHO, Ki-Hun JEONG, Jun-Ho SONG, Joo-Han Kim, Hyung-Jun Kim, Seung-Hwan SHIM
-
Patent number: 8450742Abstract: A thin film transistor, a display device, and a manufacturing method thereof. The thin film transistor includes a control electrode, a semiconductor overlapping the control electrode, and an input electrode and an output electrode disposed on or under the semiconductor and opposite to each other. The semiconductor includes a first portion disposed between the input electrode and the output electrode and having a first crystallinity, and a second portion connected with the first portion, which overlaps the input electrode or the output electrode, and having a second crystallinity. The first crystallinity is higher than the second crystallinity.Type: GrantFiled: February 14, 2011Date of Patent: May 28, 2013Assignee: Samsung Display Co., Ltd.Inventors: Sung-Haeng Cho, Ki-Hun Jeong, Jun-Ho Song, Joo-Han Kim, Hyung-Jun Kim, Seung-Hwan Shim
-
Patent number: 8450850Abstract: Provided are a thin-film transistor (TFT) substrate and a method of manufacturing the same. The method includes: forming a passivation film by forming an insulating film on a substrate; forming a photoresist pattern by forming a photoresist film on the passivation film, exposing the photoresist film to light, and developing the photoresist film; performing a first dry-etching by dry-etching the passivation film using the photoresist pattern as an etch mask; performing a baking to reduce a size of the photoresist pattern; performing a second dry-etching to form a contact hole by dry-etching the passivation film again using the photoresist pattern as a mask; removing the photoresist pattern; and forming a pixel electrode of a carbon composition that includes carbon nanotubes and/or graphene on a top surface of the passivation film.Type: GrantFiled: July 28, 2011Date of Patent: May 28, 2013Assignee: Samsung Display Co., Ltd.Inventors: Hong Long Ning, Chang-Oh Jeong, Ji-Young Park, Sang-Gab Kim, Sung-Haeng Cho, Yeon-Hong Kim, Jin-Su Byun
-
Publication number: 20130099240Abstract: A Thin Film Transistor (TFT) includes a substrate, a semiconductor layer disposed on the substrate a first source electrode and a first drain electrode spaced apart from each other on the semiconductor layer, a channel area disposed in the semiconductor layer between the first source electrode and the first drain electrode, an etching prevention layer disposed on the channel area, the first source electrode, and the first drain electrode and a second source electrode in contact with the first source electrode, and a second drain electrode in contact with the first drain electrode.Type: ApplicationFiled: October 12, 2012Publication date: April 25, 2013Applicant: Samsung Display Co., Ltd.Inventors: Hyun-Jung LEE, Sung-Haeng CHO, Woo-Geun LEE, Jang-Hoon HA, Hee-Jun BYEON, Ji-Yun HONG, Ji-Soo OH
-
Publication number: 20130032793Abstract: Provided is a thin film transistor array panel. The thin film transistor array panel according to exemplary embodiments of the present invention includes: a gate wiring layer disposed on a substrate; an oxide semiconductor layer disposed on the gate wiring layer; and a data wiring layer disposed on the oxide semiconductor layer, in which the data wiring layer includes a main wiring layer including copper and a capping layer disposed on the main wiring layer and including a copper alloy.Type: ApplicationFiled: February 6, 2012Publication date: February 7, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Do-Hyun KIM, Yoon Ho KHANG, Dong-Hoon LEE, Sang Ho PARK, Se Hwan YU, Cheol Kyu KIM, Yong-Su LEE, Sung-Haeng CHO, Chong Sup CHANG, Dong Jo KIM, Jung Kyu LEE
-
Publication number: 20120319112Abstract: A thin film transistor includes a gate electrode, a gate insulating layer, an oxide semiconductor layer on the gate insulating layer, and a drain electrode and a source electrode on the oxide semiconductor layer and spaced apart from each other. The drain electrode includes a first drain sub-electrode on the oxide semiconductor layer, and a second drain sub-electrode on the first drain sub-electrode. The source electrode includes a first source sub-electrode on the oxide semiconductor layer, and a second source sub-electrode on the first source sub-electrode. The first drain sub-electrode and the first source sub-electrode include gallium zinc oxide (GaZnO), and the second source sub-electrode and the second drain sub-electrode include a metal atom.Type: ApplicationFiled: September 1, 2011Publication date: December 20, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Haeng CHO, Jae-Woo PARK, Do-Hyun KIM
-
Publication number: 20120286259Abstract: Exemplary embodiments of the present invention provide a display substrate including a gate electrode, an oxide semiconductor pattern, a source electrode, a drain electrode, and an etch stop pattern. The gate electrode may be disposed on a base substrate. The oxide semiconductor pattern may be disposed over the gate electrode. The source electrode may be disposed on the oxide semiconductor pattern. The drain electrode may be disposed on the oxide semiconductor pattern and spaced apart from the source electrode. The etch stop pattern may be disposed over the gate electrode, the etch stop pattern may be overlapping a space between the source electrode and the drain electrode and may include a metal oxide. The reliability of the display substrate may, therefore, be improved.Type: ApplicationFiled: March 27, 2012Publication date: November 15, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Woo PARK, Dong-Hoon LEE, Sung-Haeng CHO, Woo-Geun LEE, Kap-Soo YOON
-
Patent number: 8278661Abstract: A display device and a manufacturing method thereof, include a first thin film transistor including a first control electrode, a first semiconductor disposed on the first control electrode, and a first input electrode and a first output electrode opposite to each other on the first semiconductor; and a second thin film transistor including a second control electrode, a second semiconductor disposed on the second control electrode, and a second input electrode and a second output electrode opposite to each other on the second semiconductor, wherein the first semiconductor includes a first lower semiconductor including polysilicon, and a first upper semiconductor disposed on the first lower semiconductor, the first upper semiconductor including amorphous silicon.Type: GrantFiled: September 8, 2008Date of Patent: October 2, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Ho Song, Joo-Han Kim, Hyung-Jun Kim, Sung-Haeng Cho, Ki-Hun Jeong, Seung-Hwan Shim
-
Publication number: 20120228604Abstract: A thin film transistor array panel includes a gate electrode on an insulating substrate, a gate insulating layer on the gate electrode, a semiconductor on the gate insulating layer, a thin film transistor including a source electrode and a drain electrode on the oxide semiconductor, and a pixel electrode which is connected to the drain electrode. The semiconductor includes a first layer having a relatively low fluorine content and a second layer having a relatively high fluorine content. The second layer of the semiconductor is only between the first layer of the semiconductor and the source electrode, and between the first layer of the semiconductor and the drain electrode.Type: ApplicationFiled: February 21, 2012Publication date: September 13, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Ha CHOI, Sung Haeng CHO, Woo Geun LEE, Kap Soo YOON, Sho Yeon KIM
-
Publication number: 20120217500Abstract: A thin film transistor includes a gate electrode, a gate insulating layer on the gate electrode, a semiconductor on the gate insulating layer, and a drain electrode and a source electrode on the semiconductor and spaced apart from each other. Each of the drain electrode and the source electrode includes a first metal diffusion preventing layer which prevents diffusion of metal atoms, and a second metal diffusion preventing layer on the first metal diffusion preventing layer. At least one of the first and second metal diffusion preventing layers includes grains in a columnar structure, which are in a direction substantially perpendicular to a lower layer. First grain boundaries of the first metal diffusion preventing layer and second grain boundaries of the second metal diffusion preventing layer are substantially discontinuous in a direction perpendicular to the semiconductor.Type: ApplicationFiled: September 23, 2011Publication date: August 30, 2012Applicant: SAMSUNG ELECTRONICS CO., LTDInventors: Jae-Woo PARK, Sung-Haeng CHO, Kyong-Sub KIM, Dong-Yeong CHO
-
Publication number: 20120211753Abstract: In a display substrate and a method of manufacturing the display substrate, the display substrate includes a data line, a channel pattern, an insulating pattern and a pixel electrode. The data line extends in a direction on a base substrate. The channel pattern is disposed in a separate region between an input electrode connected to the data line and an output electrode spaced apart from the input electrode. The channel pattern makes contact with the input electrode and the output electrode on the input and output electrodes. The insulating pattern is spaced apart from the channel pattern on the base substrate and includes a contact hole exposing the output electrode. The pixel electrode is formed on the insulating pattern to make contact with the output electrode through the contact hole. Thus, a damage of the oxide semiconductor layer may be minimized and a manufacturing process may be simplified.Type: ApplicationFiled: December 16, 2011Publication date: August 23, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ki-Won KIM, Je-Hun LEE, Sung-Haeng CHO, Woo-Geun LEE, Kap-Soo YOON, Do-Hyun KIM, Seung-Ha CHOI
-
Publication number: 20120133873Abstract: A method of manufacturing a liquid crystal display includes: forming a gate line including a gate electrode on a first substrate; forming a gate insulating layer on the gate line; sequentially forming a semiconductor layer, an amorphous silicon layer, and a data metal layer on the entire surface of the gate insulating layer; aligning the edges of the semiconductor layer and the data metal layer; forming a transparent conductive layer on the gate insulating layer and the data metal layer; forming a first pixel electrode and a second pixel electrode by patterning the transparent conductive layer; and forming a data line including a source electrode, a drain electrode, and an ohmic contact layer by etching the data metal layer and the amorphous silicon layer, using the first pixel electrode and the second pixel electrode as a mask, and exposing the semiconductor between the source electrode and the drain electrode.Type: ApplicationFiled: July 28, 2011Publication date: May 31, 2012Inventors: Ji-Young PARK, Sang Gab Kim, Yong-Mo Choi, Hyung Jun Kim, Sung-Haeng Cho, Hong-Sick Park, Byeong-Jin Lee, Soo-Wan Yoon
-
Patent number: 8183570Abstract: A thin film transistor array panel, in which a middle storage electrode and a storage electrode overlapping a drain electrode of a thin film transistor thereby forming a storage capacitance are formed. Accordingly, sufficient storage capacitance may be formed without a decrease of the aperture ratio and light transmittance of a liquid crystal display. Also, the capacitance may be sufficiently formed through the connecting member connected to a gate metal layer.Type: GrantFiled: November 16, 2010Date of Patent: May 22, 2012Assignee: Samsung Electronics Oc., Ltd.Inventors: Dong-Gyu Kim, Sung-Haeng Cho, Hyung-Jun Kim, Sung-Ryul Kim, Yong-Mo Choi
-
Publication number: 20120112346Abstract: Provided are a thin-film transistor (TFT) substrate and a method of manufacturing the same. The method includes: forming a passivation film by forming an insulating film on a substrate; forming a photoresist pattern by forming a photoresist film on the passivation film, exposing the photoresist film to light, and developing the photoresist film; performing a first dry-etching by dry-etching the passivation film using the photoresist pattern as an etch mask; performing a baking to reduce a size of the photoresist pattern; performing a second dry-etching to form a contact hole by dry-etching the passivation film again using the photoresist pattern as a mask; removing the photoresist pattern; and forming a pixel electrode of a carbon composition that includes carbon nanotubes and/or graphene on a top surface of the passivation film.Type: ApplicationFiled: July 28, 2011Publication date: May 10, 2012Inventors: Hong Long NING, Chang-Oh Jeong, Ji-Young Park, Sang-Gab Kim, Sung-Haeng Cho, Yeon-Hong Kim, Jin-Su Byun
-
Publication number: 20120018720Abstract: A display substrate includes a gate line extending in a first direction on a base substrate, a data line on the base substrate and extending in a second direction crossing the first direction, a gate insulating layer on the gate line, a thin-film transistor and a pixel electrode. The thin-film transistor includes a gate electrode electrically connected the gate line, an oxide semiconductor pattern, and source and drain electrodes on the oxide semiconductor pattern and spaced apart from each other. The oxide semiconductor pattern includes a first semiconductor pattern including indium oxide and a second semiconductor pattern including indium-free oxide. The pixel electrode is electrically connected the drain electrode.Type: ApplicationFiled: July 7, 2011Publication date: January 26, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Woo PARK, Dong-Hoon LEE, Sung-Haeng CHO, Woo-Geun LEE, Hye-Young RYU, Young-Joo CHOI
-
Patent number: 7995184Abstract: A display substrate includes a signal line formed on a substrate, a connection pad receiving a driving signal from the signal line, at least one repair line formed along an outer periphery of the substrate, a first auxiliary repair line overlapping the signal line at a first position with an insulating layer disposed therebetween, a second auxiliary repair line overlapping the signal line at a second position with the insulating layer disposed therebetween, and a connection line connecting the second auxiliary repair line to the at least one repair line.Type: GrantFiled: February 25, 2011Date of Patent: August 9, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Duk Sung Kim, Sung Haeng Cho
-
Publication number: 20110181557Abstract: A display substrate includes a base substrate, a first insulating layer formed on a base substrate, a pixel including a pixel electrode having the first insulating layer, and a circuit including a circuit transistor disposed on a peripheral area to drive the pixel. The pixel includes a first channel formed on the base substrate having the first insulating layer formed thereon. The first channel includes a poly-silicon layer, a first source electrode and a first drain electrode formed on the first channel that are spaced apart from each other, and a first gate electrode formed on the first source electrode and the first drain electrode corresponding to the first channel which is formed of the transparent conductive material. The poly-silicon layer is formed at a front channel portion of the first channel proximal to the first gate electrode through the first gate electrode.Type: ApplicationFiled: October 8, 2010Publication date: July 28, 2011Inventors: HYUNG-JUN KIM, Sung-Haeng Cho, Yong-Mo Choi
-
Publication number: 20110146066Abstract: A display substrate includes a signal line formed on a substrate, a connection pad receiving a driving signal from the signal line, at least one repair line formed along an outer periphery of the substrate, a first auxiliary repair line overlapping the signal line at a first position with an insulating layer disposed therebetween, a second auxiliary repair line overlapping the signal line at a second position with the insulating layer disposed therebetween, and a connection line connecting the second auxiliary repair line to the at least one repair line.Type: ApplicationFiled: February 25, 2011Publication date: June 23, 2011Inventors: DUK SUNG KIM, Sung Haeng Cho
-
Publication number: 20110133198Abstract: A thin film transistor, a display device, and a manufacturing method thereof. The thin film transistor includes a control electrode, a semiconductor overlapping the control electrode, and an input electrode and an output electrode disposed on or under the semiconductor and opposite to each other. The semiconductor includes a first portion disposed between the input electrode and the output electrode and having a first crystallinity, and a second portion connected with the first portion, which overlaps the input electrode or the output electrode, and having a second crystallinity. The first crystallinity is higher than the second crystallinity.Type: ApplicationFiled: February 14, 2011Publication date: June 9, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Haeng CHO, Ki-Hun JEONG, Jun-Ho SONG, Joo-Han KIM, Hyung-Jun KIM, Seung-Hwan SHIM