Patents by Inventor Sung Tae Lee
Sung Tae Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11970566Abstract: Disclosed is a method of manufacturing a polyurethane filter foam having excellent air permeability, elasticity, and restoring force. In the method of manufacturing the polyurethane filter foam, the cell size of the filter foam is made regular by controlling the pressure by adjusting the diameter of the foaming head of a foaming machine, rather than adding a cell opener, cell irregularity caused by poor dispersion of the cell opener is alleviated, and air permeability, porosity, and compression set are excellent.Type: GrantFiled: September 30, 2022Date of Patent: April 30, 2024Assignees: HYUNDAI TRANSYS INC., CHIN YANG CO., LTD.Inventors: Jae Yong Ko, Seung Keon Woo, Young Tae Cho, Won Sug Choi, Sung Yoon Lee, Jae Kwang Lee, Jun Ho Song
-
Publication number: 20240108052Abstract: An embodiment of the present disclosure discloses tobacco material including: a center portion including a flavor material; and an outer portion including a tobacco mixture, wherein the outer portion surrounds the center portion.Type: ApplicationFiled: April 12, 2022Publication date: April 4, 2024Applicant: KT&G CORPORATIONInventors: Seok Su JANG, Sun Hwan JUNG, Hyeon Tae KIM, Jun Won SHIN, Dae Nam HAN, Yong Hwan KIM, Sung Wook YOON, Seung Won LEE
-
Publication number: 20240102611Abstract: A low profile flat bombe for Liquefied Petroleum Gas (LPG) storage and method for manufacturing the same, may include a flat bombe body including an upper plate having a plurality of first piercing holes and a pump installation hole formed therethrough, a lower plate having a plurality of second piercing holes formed therethrough at positions vertically coinciding with the plurality of first piercing holes, and side plates integrally connecting first and second side end portions of the upper and lower plates, end plates mounted at front and rear openings in the flat bombe body, and support pipes, wherein upper end portions of the support pipes are welded to internal circumferential portions of the plurality of first piercing holes and lower end portions thereof are welded to internal circumferential portions of the plurality of second piercing holes to maintain a vertical distance between the upper and lower plates.Type: ApplicationFiled: December 6, 2023Publication date: March 28, 2024Applicants: HYUNDAI MOTOR COMPANY, KIA CORPORATION, DAE HUNG PRECISION IND'L CO., LTD.Inventors: Seong Cheol Cho, Sung Won Lee, Ju Tae Song, Seung Hyun Yeo, Duk Hee Park
-
Patent number: 11928579Abstract: A synapse string includes first and second cell strings each having a plurality of memory cell elements connected in series and first switch elements connected to first or second ends of the first and second cell strings, respectively. The memory cell elements of the first cell string and the memory cell elements of the second cell string are in a one-to-one correspondence, and a pair of the memory cell elements being in a one-to-one correspondence has terminals to which a read voltage is applied connected to each other to constitute one synapse morphic element, so that the synapse string includes a plurality of synapse morphic elements connected in series. A synapse string array architecture enables forward propagation and backward propagation by implementing high-density synapse strings, so that the synapse string array architecture can be applied to a neural network capable of inferencing and on-chip learning, along with inference and recognition.Type: GrantFiled: December 31, 2020Date of Patent: March 12, 2024Assignee: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Jong-Ho Lee, Sung-Tae Lee
-
Publication number: 20240071316Abstract: A display device includes: a display panel including a display area including pixels and a non-display area including a dummy pixel; a scan driver which supplies a scan signal to the display panel; a data driver which supplies a data signal to the display panel; and a timing controller which supplies a first control signal for controlling the scan driver and a second control signal for controlling the data driver. The dummy pixel is connected to a bad pixel among the pixels in the display area through a repair line, and a connection of the dummy pixel to the repair line is cut off in an initialization phase in which a voltage of an initialization power source is supplied.Type: ApplicationFiled: October 19, 2023Publication date: February 29, 2024Inventors: Kyong Tae PARK, Sung Jun KIM, Jun Yeong SEOL, Jae Bok LEE
-
Patent number: 11495612Abstract: An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. Memory openings and support openings are formed through the alternating stack, and memory opening fill structures and support pillar structures are formed in the memory openings and in the support openings, respectively. Via cavities extending to each of the sacrificial material layers are formed through the alternating stack without forming any stepped surfaces in the alternating stack. The via cavities may be formed in areas that do not overlap with the support pillar structures, or in areas that include at least one support pillar structure. Sacrificial via fill structures are formed in the via cavies, and the sacrificial material layers are replaced with electrically conductive layers. The sacrificial via fill structures are removed, and a combination of a tubular dielectric spacer and a contact via structure can be formed in the via cavities.Type: GrantFiled: July 1, 2020Date of Patent: November 8, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Yoshinobu Tanaka, Koichi Ito, Hideaki Hasegawa, Akihiro Tobioka, Sung Tae Lee
-
Patent number: 11461624Abstract: Provided is a binary neural network including: a synapse string array in which multiple synapse strings are sequentially connected. The synapse string includes: first and second cell strings, each including memory cell devices connected in series; and switching devices connected to first ends of two-side ends of the first and second cell strings. The memory cell devices of the first and second cell strings are in one-to-on correspondence to each other, and a pair of the memory cell devices being in one-to-on correspondence to each other have one-side terminals electrically connected to each other to constitute one synapse morphic device. A plurality of the pairs of memory cell devices configured with the first and second cell strings constituting each synapse string constitute a plurality of the synapse morphic devices. The synapse morphic devices of each synapse string are electrically connected to the synapse morphic devices of other synapse strings.Type: GrantFiled: March 16, 2020Date of Patent: October 4, 2022Assignee: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Jong-Ho Lee, Sung-Tae Lee
-
Patent number: 11450679Abstract: An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. Memory openings and support openings are formed through the alternating stack, and memory opening fill structures and support pillar structures are formed in the memory openings and in the support openings, respectively. Via cavities extending to each of the sacrificial material layers are formed through the alternating stack without forming any stepped surfaces in the alternating stack. The via cavities may be formed in areas that do not overlap with the support pillar structures, or in areas that include at least one support pillar structure. Sacrificial via fill structures are formed in the via cavies, and the sacrificial material layers are replaced with electrically conductive layers. The sacrificial via fill structures are removed, and a combination of a tubular dielectric spacer and a contact via structure can be formed in the via cavities.Type: GrantFiled: July 1, 2020Date of Patent: September 20, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Yoshinobu Tanaka, Koichi Ito, Hideaki Hasegawa, Akihiro Tobioka, Sung Tae Lee
-
Publication number: 20220005818Abstract: An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. Memory openings and support openings are formed through the alternating stack, and memory opening fill structures and support pillar structures are formed in the memory openings and in the support openings, respectively. Via cavities extending to each of the sacrificial material layers are formed through the alternating stack without forming any stepped surfaces in the alternating stack. The via cavities may be formed in areas that do not overlap with the support pillar structures, or in areas that include at least one support pillar structure. Sacrificial via fill structures are formed in the via cavies, and the sacrificial material layers are replaced with electrically conductive layers. The sacrificial via fill structures are removed, and a combination of a tubular dielectric spacer and a contact via structure can be formed in the via cavities.Type: ApplicationFiled: July 1, 2020Publication date: January 6, 2022Inventors: Yoshinobu TANAKA, Koichi ITO, Hideaki HASEGAWA, Akihiro TOBIOKA, Sung Tae LEE
-
Publication number: 20220005824Abstract: An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. Memory openings and support openings are formed through the alternating stack, and memory opening fill structures and support pillar structures are formed in the memory openings and in the support openings, respectively. Via cavities extending to each of the sacrificial material layers are formed through the alternating stack without forming any stepped surfaces in the alternating stack. The via cavities may be formed in areas that do not overlap with the support pillar structures, or in areas that include at least one support pillar structure. Sacrificial via fill structures are formed in the via cavies, and the sacrificial material layers are replaced with electrically conductive layers. The sacrificial via fill structures are removed, and a combination of a tubular dielectric spacer and a contact via structure can be formed in the via cavities.Type: ApplicationFiled: July 1, 2020Publication date: January 6, 2022Inventors: Yoshinobu TANAKA, Koichi ITO, Hideaki HASEGAWA, Akihiro TOBIOKA, Sung Tae LEE
-
Publication number: 20210209454Abstract: A synapse string includes first and second cell strings each having a plurality of memory cell elements connected in series and first switch elements connected to first or second ends of the first and second cell strings, respectively. The memory cell elements of the first cell string and the memory cell elements of the second cell string are in a one-to-one correspondence, and a pair of the memory cell elements being in a one-to-one correspondence has terminals to which a read voltage is applied connected to each other to constitute one synapse morphic element, so that the synapse string includes a plurality of synapse morphic elements connected in series. A synapse string array architecture enables forward propagation and backward propagation by implementing high-density synapse strings, so that the synapse string array architecture can be applied to a neural network capable of inferencing and on-chip learning, along with inference and recognition.Type: ApplicationFiled: December 31, 2020Publication date: July 8, 2021Inventors: Jong-Ho LEE, Sung-Tae LEE
-
Publication number: 20210166108Abstract: Provided is a binary neural network including: a synapse string array in which multiple synapse strings are sequentially connected. The synapse string includes: first and second cell strings, each including memory cell devices connected in series; and switching devices connected to first ends of two-side ends of the first and second cell strings. The memory cell devices of the first and second cell strings are in one-to-on correspondence to each other, and a pair of the memory cell devices being in one-to-on correspondence to each other have one-side terminals electrically connected to each other to constitute one synapse morphic device. A plurality of the pairs of memory cell devices configured with the first and second cell strings constituting each synapse string constitute a plurality of the synapse morphic devices. The synapse morphic devices of each synapse string are electrically connected to the synapse morphic devices of other synapse strings.Type: ApplicationFiled: March 16, 2020Publication date: June 3, 2021Inventors: Jong-Ho LEE, Sung-Tae Lee
-
Patent number: 10957396Abstract: Provided is synapse strings and synapse string arrays. The synapse string includes: first and second cell strings, each having a plurality of memory cell devices connected in series; and first switch devices, each connected to one of two ends of each of the first and second cell strings. The memory cell devices of the first cell string and the memory cell devices of the second cell string are in one-to-one correspondence to each other, and terminals of pairs of the memory cell devices being in one-to-one correspondence to each other are applied with read voltages and electrically connected to each other to constitute one synapse morphic device, so that the synapse string includes a plurality of synapse morphic devices connected in series. The synapse string includes a peripheral circuit and a reference current source for implementing a function of a neuron.Type: GrantFiled: March 11, 2020Date of Patent: March 23, 2021Assignee: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Jong-Ho Lee, Sung-Tae Lee
-
Patent number: 10847376Abstract: A first material layer, a second material layer, and a photoresist layer may be formed over a substrate. The second material layer may be patterned by transfer of a lithographic pattern therethrough. A conformal spacer layer may be formed over the patterned second material layer in a chamber enclosure of an in-situ deposition-etch apparatus. Spacer films may be formed by anisotropically etching the conformal spacer layer in the chamber enclosure of the in-situ deposition-etch apparatus. The first material layer may be anisotropically etched using a combination of the patterned second material layer and the spacer films as an etch mask in the in-situ deposition-etch apparatus. A high fidelity pattern may be transferred into the first material layer with reduced line edge roughness, reduced line width roughness, and without enlargement of lateral dimensions of openings in the first material layer.Type: GrantFiled: April 10, 2019Date of Patent: November 24, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Yusuke Osawa, Syo Fukata, Naoto Umehara, Sung Tae Lee
-
Publication number: 20200294602Abstract: Provided is synapse strings and synapse string arrays. The synapse string includes: first and second cell strings, each having a plurality of memory cell devices connected in series; and first switch devices, each connected to one of two ends of each of the first and second cell strings. The memory cell devices of the first cell string and the memory cell devices of the second cell string are in one-to-one correspondence to each other, and terminals of pairs of the memory cell devices being in one-to-one correspondence to each other are applied with read voltages and electrically connected to each other to constitute one synapse morphic device, so that the synapse string includes a plurality of synapse morphic devices connected in series. The synapse string includes a peripheral circuit and a reference current source for implementing a function of a neuron.Type: ApplicationFiled: March 11, 2020Publication date: September 17, 2020Inventors: Jong-Ho LEE, Sung-Tae LEE
-
Publication number: 20200006080Abstract: A first material layer, a second material layer, and a photoresist layer may be formed over a substrate. The second material layer may be patterned by transfer of a lithographic pattern therethrough. A conformal spacer layer may be formed over the patterned second material layer in a chamber enclosure of an in-situ deposition-etch apparatus. Spacer films may be formed by anisotropically etching the conformal spacer layer in the chamber enclosure of the in-situ deposition-etch apparatus. The first material layer may be anisotropically etched using a combination of the patterned second material layer and the spacer films as an etch mask in the in-situ deposition-etch apparatus. A high fidelity pattern may be transferred into the first material layer with reduced line edge roughness, reduced line width roughness, and without enlargement of lateral dimensions of openings in the first material layer.Type: ApplicationFiled: April 10, 2019Publication date: January 2, 2020Inventors: Yusuke OSAWA, Syo FUKATA, Naoto UMEHARA, Sung Tae LEE
-
Patent number: 10325713Abstract: An inductor includes a support having first and second coils formed on first and second surfaces thereof, respectively; a body embedding the support therein so that end portions of the first and second coils are exposed through first and second surfaces of the body opposing each other, and including a first magnetic part disposed in cores of the first and second coils and on upper and lower surfaces of the first and second coils, respectively, and second magnetic parts disposed on upper and lower surfaces of the first magnetic part, respectively; and first and second external electrodes formed on outer surfaces of the body to be electrically connected to the end portions of the first and second coils, respectively. The second magnetic part has a content of a hardening accelerator greater than that of the first magnetic part.Type: GrantFiled: February 15, 2017Date of Patent: June 18, 2019Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jeong Hyun Park, Sung Tae Lee
-
Patent number: 10269620Abstract: Contacts to peripheral devices extending through multiple tier structures of a three-dimensional memory device can be formed with minimal additional processing steps. First peripheral via cavities through a first tier structure can be formed concurrently with formation of first memory openings. Sacrificial via fill structures can be formed in the first peripheral via cavities concurrently with formation of sacrificial memory opening fill structures that are formed in the first memory openings. Second peripheral via cavities through a second tier structure can be formed concurrently with formation of word line contact via cavities that extend to top surfaces of electrically conductive layers in the first and second tier structures. After removal of the sacrificial via fill structures, the first and second peripheral via cavities can be filled with a conductive material to form peripheral contact via structures concurrently with formation of word line contact via structures.Type: GrantFiled: September 23, 2016Date of Patent: April 23, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Jixin Yu, Zhenyu Lu, Hiroyuki Ogawa, Daxin Mao, Kensuke Yamaguchi, Sung Tae Lee, Yao-sheng Lee, Johann Alsmeier
-
Patent number: D887071Type: GrantFiled: July 19, 2018Date of Patent: June 9, 2020Assignee: LG Display Co., Ltd.Inventors: Hye Cho Shin, Jeong Ho Son, Hyun Soo Chung, Ah Ra Cho, Chi Young Lee, Duck Su Oh, Sung Tae Lee, Ho Geol Lim
-
Patent number: D930873Type: GrantFiled: July 19, 2018Date of Patent: September 14, 2021Assignee: LG DISPLAY CO., LTD.Inventors: Hye Cho Shin, Jeong Ho Son, Hyun Soo Chung, Ah Ra Cho, Chi Young Lee, Duck Su Oh, Sung Tae Lee, Ho Geol Lim