Abstract: An electronic device structure having a shielding structure includes a substrate with an electronic component electrically connected to the substrate. The shielding structure includes conductive spaced-apart pillar structures that have proximate ends connected to the substrate and distal ends spaced apart from the substrate, and that are laterally spaced apart from the first electronic component. In one embodiment, the conductive pillar structures are conductive wires attached at one end to the substrate with an opposing end extending away from the substrate so that the conductive wires are provided generally perpendicular to the substrate. A package body encapsulates the electronic component and the conductive spaced-apart pillar structures. In one embodiment, the shielding structure further includes a shielding layer disposed adjacent to the package body, which is electrically connected to the conductive spaced-apart pillar structures.

Abstract: An antenna substrate and an antenna module including the same are provided. The antenna substrate includes an antenna unit including first and second pattern layers adjacent to each other and disposed on different levels and a first insulating layer providing a first insulating region between the first and second pattern layers, and a feed unit including third and fourth pattern layers adjacent to each other and disposed on different levels and a second insulating layer providing a second insulating region between the third and fourth pattern layers. Each of the first and second pattern layers includes an antenna pattern, and each of the third and fourth pattern layers includes a feed pattern. The antenna unit is disposed on the feed unit. The first insulating region is thicker than the second insulating region.

Abstract: A magnetic junction memory device is provided. The magnetic junction memory device including a sensing circuit including a sensing node, the sensing node being connected to a first end of a transistor and configured to change a voltage of the sensing node in accordance with a resistance of a magnetic junction memory cell, a gating voltage generator circuit configured to generate a gating voltage of the transistor using a reference resistor and a reference voltage, and a read circuit configured to read data from the magnetic junction memory cell using the reference voltage and the voltage of the sensing node.

Abstract: An antenna substrate and an antenna module including the same are provided. The antenna substrate includes an antenna unit including first and second pattern layers adjacent to each other and disposed on different levels and a first insulating layer providing a first insulating region between the first and second pattern layers, and a feed unit including third and fourth pattern layers adjacent to each other and disposed on different levels and a second insulating layer providing a second insulating region between the third and fourth pattern layers. Each of the first and second pattern layers includes an antenna pattern, and each of the third and fourth pattern layers includes a feed pattern. The antenna unit is disposed on the feed unit. The first insulating region is thicker than the second insulating region.

Abstract: A semiconductor package includes a first semiconductor chip and a second semiconductor chip stacked on the first semiconductor chip. The first semiconductor chip includes a substrate having a first via hole, an insulation interlayer formed on the substrate and having a first bonding pad in an outer surface thereof and a second via hole connected to the first via hole and exposing the first bonding pad, and a plug structure formed within the first and second via holes to be connected to the first bonding pad. The second semiconductor chip includes a second bonding pad bonded to the plug structure which is exposed from a surface of the substrate of the first semiconductor chip.

Abstract: A makeup evaluation system can include a mobile terminal for photographing an image and transmitting the photographed image to a makeup server; and a makeup server including a make-up DB management unit for storing at least one algorithm used for make-up evaluation, a region detection unit for detecting a face region in the photographed image, a makeup analysis unit for evaluating makeup by applying the stored algorithm to the detected face region, and a wireless communication unit for transmitting an evaluation result signal including information on the result of evaluating the makeup to the mobile terminal, in which the mobile terminal displays the evaluation result according to a received evaluation result signal, and the makeup server evaluates makeup by applying different algorithms for each face region.

Abstract: A semiconductor device is provided. The semiconductor device includes a first insulating interlayer disposed on a first surface of a substrate; a pad pattern disposed on a lower surface of the first insulating interlayer, the pad pattern including a first copper pattern; and a through silicon via passing through the substrate and the first insulating interlayer, and contacting the first copper pattern of the pad pattern. The through silicon via includes a first portion passing through the substrate and the first insulating interlayer, and a second portion under the first portion and extending to a portion of the first copper pattern in the pad pattern. A boundary of the through silicon via has a bent portion between the first portion and the second portion.

Abstract: A magnetic junction memory device is provided. The magnetic junction memory device including a sensing circuit including a sensing node, the sensing node being connected to a first end of a transistor and configured to change a voltage of the sensing node in accordance with a resistance of a magnetic junction memory cell, a gating voltage generator circuit configured to generate a gating voltage of the transistor using a reference resistor and a reference voltage, and a read circuit configured to read data from the magnetic junction memory cell using the reference voltage and the voltage of the sensing node.

Abstract: A magnetic junction memory device is provided. The magnetic junction memory device including a sensing circuit including a sensing node, the sensing node being connected to a first end of a transistor and configured to change a voltage of the sensing node in accordance with a resistance of a magnetic junction memory cell, a gating voltage generator circuit configured to generate a gating voltage of the transistor using a reference resistor and a reference voltage, and a read circuit configured to read data from the magnetic junction memory cell using the reference voltage and the voltage of the sensing node.

Abstract: Magnetic junction memory devices and methods for writing data to memory devices are provided. The magnetic junction memory device includes a first memory bank including first magnetic junction memory cells, a first local write driver adjacent to the first memory bank, connected to global data lines, the first local write driver configured to write data to the first magnetic junction memory cells via local data lines, a second memory bank adjacent to the first memory bank and including second magnetic junction memory cells, a second local write driver adjacent to the second memory bank, connected to the global data lines, the second local write driver configured to write data to the second magnetic junction memory cells via local data lines, and a global write driver configured to provide first and second write data to the first and second local write driver, respectively, via the global data lines.

Abstract: Magnetic junction memory devices and methods for writing data to memory devices are provided. The magnetic junction memory device includes a first memory bank including first magnetic junction memory cells, a first local write driver adjacent to the first memory bank, connected to global data lines, the first local write driver configured to write data to the first magnetic junction memory cells via local data lines, a second memory bank adjacent to the first memory bank and including second magnetic junction memory cells, a second local write driver adjacent to the second memory bank, connected to the global data lines, the second local write driver configured to write data to the second magnetic junction memory cells via local data lines, and a global write driver configured to provide first and second write data to the first and second local write driver, respectively, via the global data lines.

Abstract: A printed circuit board includes a coreless substrate including an insulating body and a plurality of core wiring layers disposed on or within the insulating body, a build-up insulating layer covering at least a portion of each of an upper surface and a lower surface of the coreless substrate, and a build-up wiring layer disposed on at least one of an upper surface and a lower surface of the build-up insulating layer. A through-opening penetrates through the insulating body and is configured to receive an electronic component therein, and the first build-up insulating layer extends into the through-opening to embed the electronic component.

Abstract: A package substrate, including a substrate, a first structure disposed on the substrate and having a first through-portion, a first wiring layer disposed in the first through-portion on the substrate, a first insulating layer disposed in the first through-portion on the substrate and covering at least a portion of the first wiring layer, and a second wiring layer disposed on the first insulating layer, and a multi-chip package, including the package substrate, are provided.

Abstract: A printed circuit board includes a core layer having a first through-portion, a coil structure disposed in the first through-portion and comprising a support member, a first coil pattern in a planar spiral form disposed on one surface of the support member, and a body comprising a magnetic substance, wherein the support member and the first coil pattern are accommodated in the body, a first build-up layer covering at least a portion the core layer and disposed in at least a portion of the first through-portion, a first wiring layer disposed on one surface of the first build-up layer, and a first via layer passing through at least a portion of the first build-up layer and connected to the first wiring layer. The first via layer comprises a first wiring via connecting at least a portion of the first wiring layer to the first coil pattern.

Abstract: A makeup evaluation system can include a mobile terminal for photographing an image and transmitting the photographed image to a makeup server; and a makeup server including a make-up DB management unit for storing at least one algorithm used for make-up evaluation, a region detection unit for detecting a face region in the photographed image, a makeup analysis unit for evaluating makeup by applying the stored algorithm to the detected face region, and a wireless communication unit for transmitting an evaluation result signal including information on the result of evaluating the makeup to the mobile terminal, in which the mobile terminal displays the evaluation result according to a received evaluation result signal, and the makeup server evaluates makeup by applying different algorithms for each face region.

Abstract: A printed circuit board assembly includes a first printed circuit board, a second printed circuit board, and a space holding member. The second printed circuit board includes a first rigid substrate region, spaced apart from and opposed to the first printed circuit board, and a flexible substrate region, extended from one side of the first rigid substrate region to be connected to the first printed circuit board. The space holding member includes a first member, disposed between the first printed circuit board and the second printed circuit board to maintain a space therebetween, and a second member configured to fix the first printed circuit board or the second printed circuit board on the first member.

Abstract: A semiconductor device includes a first semiconductor chip having a first bonding layer and a second semiconductor chip stacked on the first semiconductor chip and having a second bonding layer. The first bonding layer includes a first bonding pad, a plurality of first internal vias, and a first interconnection connecting the first bonding pad and the plurality of first internal vias. The second bonding layer includes a second bonding pad bonded to the first bonding pad. An upper surface of the first interconnection and an upper surface of the first bonding pad are coplanar with an upper surface of the first bonding layer. The first interconnection is electrically connected to the plurality of different first internal lines through the plurality of first internal vias.

Abstract: A semiconductor device is provided. The semiconductor device includes a first insulating interlayer disposed on a first surface of a substrate; a pad pattern disposed on a lower surface of the first insulating interlayer, the pad pattern including a first copper pattern; and a through silicon via passing through the substrate and the first insulating interlayer, and contacting the first copper pattern of the pad pattern. The through silicon via includes a first portion passing through the substrate and the first insulating interlayer, and a second portion under the first portion and extending to a portion of the first copper pattern in the pad pattern. A boundary of the through silicon via has a bent portion between the first portion and the second portion.

Abstract: A makeup evaluation system according to an embodiment of the present invention includes a mobile terminal for photographing a facial image and transmitting the photographed facial image to a makeup server, and the makeup server for storing makeup score data and, when receiving the facial image from the mobile terminal, detecting at least one face region in the facial image, calculating a makeup score for each of the detected face regions on the basis of the makeup score data, and transmitting the calculated makeup score to the mobile terminal.

Abstract: A printed circuit board includes a core layer having a through portion, a magnetic member disposed in the through portion and comprising a magnetic layer, a first coil pattern attached to one surface of the magnetic layer via an adhesive, and a first build-up layer covering at least a portion of the core layer, at least a portion of the magnetic member, and at least a portion of the first coil pattern, and disposed in at least a portion of the through portion.