Patents by Inventor Tae-Sik Yun
Tae-Sik Yun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8375558Abstract: A semiconductor apparatus includes a semiconductor chip through-line for transmitting signals commonly to a plurality of stacked semiconductor chips. The apparatus includes a first test pulse signal transmission unit configured to transmit a first test pulse signal to a first end of the semiconductor chip through-line when a power-up operation is performed; a second test pulse signal transmission unit configured to transmit a second test pulse signal to a second end of the semiconductor chip through-line after the first test pulse signal is transmitted; a first signal reception unit coupled to the first end of the semiconductor chip through-line, and configured to receive signals transmitted from the first and second test pulse signal transmission units; and a second signal reception unit coupled to the second end of the semiconductor chip through-line, and configured to receive the signals transmitted by the first and second test pulse signal transmission units.Type: GrantFiled: July 19, 2010Date of Patent: February 19, 2013Assignee: SK Hynix Inc.Inventors: Tae Sik Yun, Won Woong Seok
-
Patent number: 8339872Abstract: Disclosed is a semiconductor memory apparatus which improves the time to transmit write data to a memory cell and improves data retention time of the memory cell. To this end, the semiconductor memory apparatus includes a bit-line sense amplifier that senses and amplifies data of bit-line pairs by driving power supplied through a pull up power line and a pull down power line and transmits the amplified data to a memory cell. A bit-line sense amplification power supply unit supplies pull up driving voltage and pull down driving voltage to the pull up and pull down power lines in an active mode and supplies an over driving voltage and the pull down driving voltage having a higher voltage level than the pull up driving voltage to the pull up and pull down power lines until the memory cell is deactivated in a precharge mode.Type: GrantFiled: December 29, 2009Date of Patent: December 25, 2012Assignee: Hynix Semiconductor Inc.Inventors: Tae-Sik Yun, Jae-Jin Lee
-
Publication number: 20120287699Abstract: A semiconductor memory device selects one of a plurality of memory cells as a dummy memory cell. The dummy memory cell is connected to a bit line that is complementary to a bit line connected to a selected memory cell. This technique advantageously compensates capacitance of the bit line. The semiconductor memory device comprises a selected memory cell connected to a first bit line and a first word line, a dummy memory cell connected to a second bit line complementary to the first bit line and a second word line, and a sense amplifier connected to the first and second bit lines and configured to read data stored in the selected memory cell by simultaneously enablement of the first and second word lines.Type: ApplicationFiled: January 23, 2012Publication date: November 15, 2012Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Kang Seol LEE
-
Publication number: 20120275243Abstract: A semiconductor memory device includes: a first switch configured to couple a bit line to a first input/output line in response to an output selection signal including a pulse which is generated in response to a read command or write command; and a second switch configured to couple the first input/output line to a second input/output line in response to a switching control signal which is enabled after the output selection signal is enabled.Type: ApplicationFiled: September 24, 2011Publication date: November 1, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Dong Hwee Kim, Tae Sik Yun
-
Patent number: 8300496Abstract: A semiconductor memory apparatus includes a clock control unit configured to receive a first clock when an enable signal is activated and generate a second clock which has a cycle closer in length to a target clock cycle than the first clock; a DLL input clock generation unit configured to output one of the first clock and the second clock as a DLL input clock according to a DLL select signal; and an address/command input clock generation unit configured to output one of the first clock and the second clock as an AC input clock according to the enable signal.Type: GrantFiled: November 18, 2010Date of Patent: October 30, 2012Assignee: SK Hynix Inc.Inventors: Tae Sik Yun, Hyung Dong Lee, Jun Gi Choi, Sang Jin Byeon, Sang Hoon Shin
-
Publication number: 20120218843Abstract: Provided is a semiconductor device which performs a refresh operation by sequentially counting a refresh address including a main word line address, a mat address, and a sub word line address in order of the main word line address, the mat address, and the sub word line address. The semiconductor device includes a control signal generation unit configured to activate, latch, and output a toggle control signal when a delayed refresh signal is inputted at the initial stage, deactivate and output the toggle control signal after additionally counting a redundancy word line address when counting of the main word line address with respect to the mat address is completed, and then activate, latch, and output the toggle control signal when the delayed refresh signal is inputted.Type: ApplicationFiled: February 27, 2012Publication date: August 30, 2012Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Kang Seol LEE
-
Publication number: 20120218835Abstract: A semiconductor apparatus with an open bit line structure includes a memory bank including a plurality of memory cell blocks and dummy mats, in which a plurality of bit lines are formed, a bit line sense amplifier configured to be arranged between the plurality of memory cell blocks and the dummy mats, compare a voltage difference between a bit line and a complementary bit line, and amplify the difference, and a dummy word line driving unit configured to selectively activate a dummy word line of the dummy mat in response to a test mode.Type: ApplicationFiled: December 28, 2011Publication date: August 30, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Tae Sik YUN, Kee Teok PARK
-
Patent number: 8248096Abstract: Various embodiments of a test mode signal generating device are disclosed. The device includes first and second test mode signal generating units. The first test mode signal generating unit is configured to receive test address signals to generate a first test mode signal when a first mode conversion signal is enabled. The first test mode signal generating unit is also configured to enable a second mode conversion signal when the test address signals correspond to a first predetermined combination. The second test mode signal generating unit is configured to receive the test address signals to generate a second test mode signal when the second mode conversion signal is enabled. The second test mode signal generating unit is also configured to enable the first mode conversion signal when the test address signals correspond to a second predetermined combination.Type: GrantFiled: December 14, 2009Date of Patent: August 21, 2012Assignee: SK Hynix Inc.Inventor: Tae Sik Yun
-
Patent number: 8238179Abstract: A test mode signal generation device includes a pulse address generation unit configured to convert test address signals into pulse signals and generate pulse address signals, a pulse address split unit configured to generate converted test address signals in response to the pulse address signals, and a test mode signal generation unit configured to generate a test mode signal in response to the converted test address signals.Type: GrantFiled: July 14, 2010Date of Patent: August 7, 2012Assignee: SK Hynix Inc.Inventors: Tae Sik Yun, Won Woong Seok
-
Publication number: 20120195137Abstract: A semiconductor integrated circuit includes a first chip and a second chip stacked together with the first chip. A first memory area is formed on the second chip, and a second memory area for repairing a failure of the first memory area is formed on the first chip.Type: ApplicationFiled: July 25, 2011Publication date: August 2, 2012Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Kang Seol Lee
-
Publication number: 20120188836Abstract: A semiconductor memory apparatus includes a bit line sense amplifier unit and a driving voltage supply unit. The bit line sense amplifier unit senses and amplifies a signal provided from a memory cell using a pull-up driving voltage provided through a pull-up power line and a pull-down driving voltage provided through a pull-down power line. The driving voltage supply unit supplies the pull-down driving voltage having a first pull-down driving force during a first amplification period, and supplies the pull-down driving voltage having a second pull-down driving force greater than the first pull-down driving force during a second amplification period after the first amplification period.Type: ApplicationFiled: January 24, 2012Publication date: July 26, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Kang Seol LEE, Tae Sik YUN
-
Patent number: 8213251Abstract: A semiconductor memory device includes a cell block including a first bit line, a sense amplifier unit including a second bit line and configured to amplify a data signal applied to the second bit line, a connection unit configured to selectively connect the first bit line and the second bit line, a connection control unit configured to receive a control signal for driving the sense amplifier unit and a selection signal for selecting the cell block and generate a connection signal for activating the connection unit at a first time, and a sense amplifier driving control unit configured to receive the control signal and generate a sense amplifier driving signal for driving the sense amplifier unit at a second time after the first time.Type: GrantFiled: July 2, 2010Date of Patent: July 3, 2012Assignee: Hynix Semiconductor Inc.Inventors: Tae-Sik Yun, Kang-Seol Lee
-
Publication number: 20120119764Abstract: Various embodiments of a test mode control circuit of a semiconductor apparatus and related methods are disclosed. In one exemplary embodiment, the test mode control circuit may include: a test mode control block configured to generate a plurality of control signal sets in response to a first address signal set and a second address signal set which are sequentially inputted; a test mode transfer block configured to transfer a plurality of test mode signals, which are generated according to a combination of the plurality of control signal sets, to a plurality of circuit blocks of the semiconductor apparatus; and a plurality of global lines configured to transmit the plurality of control signal sets to the test mode transfer block.Type: ApplicationFiled: July 13, 2011Publication date: May 17, 2012Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Jong Chern LEE
-
Publication number: 20120081984Abstract: Various embodiments of a three-dimensional, stacked semiconductor integrated circuit are disclosed. In one exemplary embodiment, the circuit may include a master slice, a plurality of slave slices, and a plurality of through-silicon vias for connecting the master slice to the plurality of slave slices. At least one of the plurality of through-silicon vias may be configured to transmit an operation control signal from the master slice to the plurality of slave slices. The at least one of the plurality of through-silicon vias is configured to be shared by the plurality of slave slices.Type: ApplicationFiled: December 16, 2010Publication date: April 5, 2012Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Young Jun KU
-
Publication number: 20120057413Abstract: A semiconductor memory apparatus includes a clock control unit configured to receive a first clock when an enable signal is activated and generate a second clock which has a cycle closer in length to a target clock cycle than the first clock; a DLL input clock generation unit configured to output one of the first clock and the second clock as a DLL input clock according to a DLL select signal; and an address/command input clock generation unit configured to output one of the first clock and the second clock as an AC input clock according to the enable signal.Type: ApplicationFiled: November 18, 2010Publication date: March 8, 2012Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Hyung Dong Lee, Jun Gi Choi, Sang Jin Byeon, Sang Hoon Shin
-
Publication number: 20120007250Abstract: A semiconductor integrated circuit includes a first semiconductor chip including a first output circuit which is enabled in a first operation mode and outputs a first output signal and a second output circuit which is enabled in a second operation mode and outputs a second output signal; a second semiconductor chip including a first input circuit which is enabled in the first operation mode and receives the first output signal and a second input circuit which is enabled in the second operation mode and receives the second output signal; and a common through chip via arranged to vertically penetrate through the semiconductor chip, be coupled with the first and second output circuits in one end and coupled with the first and second input circuits in the other end, and interface transfer of the first and second output signals which are enabled in different operation modes, including the first and second operation modes.Type: ApplicationFiled: September 9, 2010Publication date: January 12, 2012Inventors: Young-Jun KU, Tae-Sik Yun
-
Publication number: 20110267898Abstract: A semiconductor memory apparatus includes a clock transmission unit configured to selectively output a data strobe clock signal or a phase correction clock signal based on an operation mode, and a data latch unit configured to latch a plurality of data signals under a control of a clock signal which is outputted from the clock transmission unit.Type: ApplicationFiled: July 21, 2010Publication date: November 3, 2011Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik Yun, Young Jun Ku
-
Patent number: 8050133Abstract: A word line driver, a method for driving the word line driver, and a semiconductor memory device having the word line driver. The word line driver receives a main word line driving signal and a sub word line driving signal, to drive a word line with a word line driving signal, wherein the word line is driven concurrently with an activation of the main word line driving signal. The word line driver can reduce the unnecessary current consumption.Type: GrantFiled: December 3, 2008Date of Patent: November 1, 2011Assignee: Hynix Semiconductor Inc.Inventors: Tae-Sik Yun, Kang-Seol Lee
-
Publication number: 20110232078Abstract: A semiconductor apparatus includes a semiconductor chip through-line for transmitting signals commonly to a plurality of stacked semiconductor chips. The apparatus includes a first test pulse signal transmission unit configured to transmit a first test pulse signal to a first end of the semiconductor chip through-line when a power-up operation is performed; a second test pulse signal transmission unit configured to transmit a second test pulse signal to a second end of the semiconductor chip through-line after the first test pulse signal is transmitted; a first signal reception unit coupled to the first end of the semiconductor chip through-line, and configured to receive signals transmitted from the first and second test pulse signal transmission units; and a second signal reception unit coupled to the second end of the semiconductor chip through-line, and configured to receive the signals transmitted by the first and second test pulse signal transmission units.Type: ApplicationFiled: July 19, 2010Publication date: September 29, 2011Applicant: Hynix Semiconductor Inc.Inventors: Tae Sik YUN, Won Woong Seok
-
Publication number: 20110220545Abstract: A substrate transfer container comprises a housing including a plurality of substrate slots positioned within a gas chamber having an interior environment. Each substrate slot accommodates a substrate undergoing a substrate manufacturing process, the interior environment of the gas chamber being selectively sealed from an exterior environment. A detection unit at the housing is constructed and arranged to detect an environmental property of the interior environment of the gas chamber, and to generate a detection signal in response. A signal transmission module at the housing is configured to wirelessly transmit a detection signal received from the detection unit.Type: ApplicationFiled: March 15, 2011Publication date: September 15, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byung-Koog Ra, Tae-Sik Yun, Kunhyung Lee, Hyunjoon Kim, Hyeogki Kim, KiDoo Kim