Patents by Inventor Tae-Hoon Yang
Tae-Hoon Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10281956Abstract: A display device includes a display panel having a bendable part and flat parts, at least one flat part disposed at each side of the bendable part; and a panel guide attached to surfaces of the flat parts of the display panel, in which the display panel is attached to the panel guide when the bendable part is in a state of being tensioned at a reference strain included in an elastic range.Type: GrantFiled: April 22, 2015Date of Patent: May 7, 2019Assignee: Samsung Display Co., Ltd.Inventors: Tae-Hoon Yang, So-Youn Jung, Jae-Wan Jung, Ki-Yong Lee, Sang-Wol Lee
-
Patent number: 9576797Abstract: A method of fabricating a polysilicon layer includes forming a buffer layer on a substrate, forming a metal catalyst layer on the buffer layer, diffusing a metal catalyst into the metal catalyst layer to the buffer layer, removing the metal catalyst layer, forming an amorphous silicon layer on the buffer layer, and annealing the substrate to crystallize the amorphous silicon layer into a polysilicon layer. The thin film transistor includes a substrate, a buffer layer disposed on the substrate, a semiconductor layer disposed on the buffer layer, a gate insulating layer disposed above the substrate and on the semiconductor layer, a gate electrode disposed on the gate insulating layer, a source electrode and a drain electrode both electrically connected to the semiconductor layer, and a metal silicide disposed between the buffer layer and the semiconductor layer.Type: GrantFiled: May 26, 2015Date of Patent: February 21, 2017Assignee: Samsung Display Co., Ltd.Inventors: Dong-Hyun Lee, Ki-Yong Lee, Jin-Wook Seo, Tae-Hoon Yang, Yun-Mo Chung, Byoung-Keon Park, Kil-Won Lee, Jong-Ryuk Park, Bo-Kyung Choi, Byung-Soo So
-
Patent number: 9570534Abstract: An organic light emitting diode display includes: a substrate including a first and a second gate electrode formed over a first and a second region, respectively, a first and a second gate insulator formed on the first and the second gate electrode, respectively, a first and a second semiconductor layer formed on the first and the second gate insulator, respectively, the first semiconductor layer including a first channel region, the second semiconductor layer including a second channel region, an interlayer insulator formed over the substrate and over at least part of the first and second semiconductor layers, a first and a second etching stop layer formed over the first and second channel regions, respectively, and surrounded by the interlayer insulator, and a first and a second source electrode and a first and a second drain electrode contacting the first and the second semiconductor layer, respectively, through the interlayer insulator.Type: GrantFiled: November 19, 2015Date of Patent: February 14, 2017Assignee: Samsung Display Co., Ltd.Inventors: Kyu-Sik Cho, Won-Kyu Lee, Tae-Hoon Yang, Byoung-Kwon Choo, Sang-Ho Moon, Bo-Kyung Choi, Yong-Hwan Park, Joon-Hoo Choi, Min-Chul Shin, Yun-Gyu Lee
-
Patent number: 9411376Abstract: A display module may include a flexible panel that is bent in a direction such that a compressive stress is exerted on a display unit within a housing.Type: GrantFiled: June 16, 2014Date of Patent: August 9, 2016Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Tae-Hyeog Jung, Tae-Hoon Yang, Ki-Yong Lee, Sang-Wol Lee
-
Publication number: 20160079338Abstract: An organic light emitting diode display includes: a substrate including a first and a second gate electrode formed over a first and a second region, respectively, a first and a second gate insulator formed on the first and the second gate electrode, respectively, a first and a second semiconductor layer formed on the first and the second gate insulator, respectively, the first semiconductor layer including a first channel region, the second semiconductor layer including a second channel region, an interlayer insulator formed over the substrate and over at least part of the first and second semiconductor layers, a first and a second etching stop layer formed over the first and second channel regions, respectively, and surrounded by the interlayer insulator, and a first and a second source electrode and a first and a second drain electrode contacting the first and the second semiconductor layer, respectively, through the interlayer insulator.Type: ApplicationFiled: November 19, 2015Publication date: March 17, 2016Inventors: Kyu-Sik Cho, Won-Kyu Lee, Tae-Hoon Yang, Byoung-Kwon Choo, Sang-Ho Moon, Bo-Kyung Choi, Yong-Hwan Park, Joon-Hoo Choi, Min-Chul Shin, Yun-Gyu Lee
-
Publication number: 20160048169Abstract: A display device includes a display panel having a bendable part and flat parts, at least one flat part disposed at each side of the bendable part; and a panel guide attached to surfaces of the flat parts of the display panel, in which the display panel is attached to the panel guide when the bendable part is in a state of being tensioned at a reference strain included in an elastic range.Type: ApplicationFiled: April 22, 2015Publication date: February 18, 2016Inventors: Tae-Hoon YANG, So-Youn JUNG, Jae-Wan JUNG, Ki-Yong LEE, Sang-Wol LEE
-
Publication number: 20150255282Abstract: A method of fabricating a polysilicon layer includes forming a buffer layer on a substrate, forming a metal catalyst layer on the buffer layer, diffusing a metal catalyst into the metal catalyst layer to the buffer layer, removing the metal catalyst layer, forming an amorphous silicon layer on the buffer layer, and annealing the substrate to crystallize the amorphous silicon layer into a polysilicon layer. The thin film transistor includes a substrate, a buffer layer disposed on the substrate, a semiconductor layer disposed on the buffer layer, a gate insulating layer disposed above the substrate and on the semiconductor layer, a gate electrode disposed on the gate insulating layer, a source electrode and a drain electrode both electrically connected to the semiconductor layer, and a metal silicide disposed between the buffer layer and the semiconductor layer.Type: ApplicationFiled: May 26, 2015Publication date: September 10, 2015Inventors: Dong-Hyun LEE, Ki-Yong LEE, Jin-Wook SEO, Tae-Hoon YANG, Yun-Mo CHUNG, Byoung-Keon PARK, Kil-Won LEE, Jong-Ryuk PARK, Bo-Kyung CHOI, Byung-Soo SO
-
Patent number: 9117798Abstract: A thin film transistor, a method of fabricating the same, and an organic light emitting diode (OLED) display device including the same. The thin film transistor includes a substrate; a semiconductor layer disposed on the substrate and including a channel region; source/drain regions including ions and an offset region; a gate insulating layer disposed on the semiconductor layer; a gate electrode disposed on the gate insulating layer; a first insulating layer disposed on the gate electrode; a second insulating layer disposed on the first insulating layer; and source/drain electrodes disposed on the second insulating layer, and electrically connected to the source/drain regions of the semiconductor layer, respectively. The sum of thicknesses of the gate insulating layer and the first insulating layer that are on the source/drain regions is less than the vertical dispersion depth of the ions included in the source/drain regions.Type: GrantFiled: February 26, 2010Date of Patent: August 25, 2015Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Tae-Hoon Yang, Jin-Wook Seo, Ki-Yong Lee, Hyun-Gue Kim, Maxim Lisachenko, Dong-Hyun Lee, Kil-Won Lee, Jong-Ryuk Park, Bo-Kyung Choi
-
Publication number: 20150234431Abstract: A display module may include a flexible panel that is bent in a direction such that a compressive stress is exerted on a display unit within a housing.Type: ApplicationFiled: June 16, 2014Publication date: August 20, 2015Inventors: Tae-Hyeog JUNG, Tae-Hoon YANG, Ki-Yong LEE, Sang-Wol LEE
-
Patent number: 9070904Abstract: An OLED display includes a first polysilicon layer pattern on a substrate having a first gate electrode, a second gate electrode, and a first capacitor electrode, a gate insulating layer pattern, a second polysilicon layer pattern including a first active layer, a second active layer, and a capacitor polycrystalline dummy layer, a third amorphous silicon layer pattern including first source and drain resistant contact layers on a predetermined region of the first active layer, second source and drain resistant contact layers on a predetermined region of the second active layer, and a capacitor amorphous dummy layer on the capacitor polycrystalline dummy layer, and a data metal layer pattern including first source/drain electrodes, second source/drain electrodes, and a second capacitor electrode.Type: GrantFiled: February 28, 2014Date of Patent: June 30, 2015Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Kyu-Sik Cho, Joon-Hoo Choi, Byoung-Kwon Choo, Min-Chul Shin, Tae-Hoon Yang, Won-Kyu Lee, Yun-Gyu Lee, Bo-Kyung Choi, Yong-Hwan Park, Sang-Ho Moon
-
Patent number: 9070717Abstract: A method of fabricating an organic light emitting diode (OLED) display device having a thin film transistor including a polysilicon layer. The method of fabricating a polysilicon layer includes forming a buffer layer on a substrate, forming a metal catalyst layer on the buffer layer, diffusing a metal catalyst into the metal catalyst layer to the buffer layer, removing the metal catalyst layer, forming an amorphous silicon layer on the buffer layer, and annealing the substrate to crystallize the amorphous silicon layer into a polysilicon layer. The thin film transistor includes a substrate, a buffer layer disposed on the substrate, a semiconductor layer disposed on the buffer layer, a gate insulating layer disposed above the substrate and on the semiconductor layer, a gate electrode disposed on the gate insulating layer, a source electrode and a drain electrode both electrically connected to the semiconductor layer, and a metal silicide disposed between the buffer layer and the semiconductor layer.Type: GrantFiled: September 24, 2010Date of Patent: June 30, 2015Assignee: Samsung Display Co., Ltd.Inventors: Dong-Hyun Lee, Ki-Yong Lee, Jin-Wook Seo, Tae-Hoon Yang, Yun-Mo Chung, Byoung-Keon Park, Kil-Won Lee, Jong-Ryuk Park, Bo-Kyung Choi, Byung-Soo So
-
Patent number: 9035311Abstract: An organic light emitting diode (OLED) display device and a method of fabricating the same are provided. The OLED display device includes a substrate having a thin film transistor region and a capacitor region, a buffer layer disposed on the substrate, a gate insulating layer disposed on the substrate, a lower capacitor electrode disposed on the gate insulating layer in the capacitor region, an interlayer insulating layer disposed on the substrate, and an upper capacitor electrode disposed on the interlayer insulating layer and facing the lower capacitor electrode, wherein regions of each of the buffer layer, the gate insulating layer, the interlayer insulating layer, the lower capacitor electrode, and the upper capacitor electrode have surfaces in which protrusions having the same shape as grain boundaries of the semiconductor layer are formed. The resultant capacitor has an increased surface area, and therefore, an increased capacitance.Type: GrantFiled: March 15, 2013Date of Patent: May 19, 2015Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Tae-Hoon Yang, Jin-Wook Seo, Soo-Beom Jo, Dong-Hyun Lee, Kil-Won Lee, Maxim Lisachenko, Yun-Mo Chung, Bo-Kyung Choi, Jong-Ryuk Park, Ki-Yong Lee
-
Patent number: 9034156Abstract: Provided is a sputtering apparatus which deposits a metal catalyst on an amorphous silicon layer at an extremely low concentration in order to crystallize amorphous silicon, and particularly minimizes non-uniformity of the metal catalyst caused by a pre-sputtering process without reducing process efficiency. This sputtering apparatus improves the uniformity of the metal catalyst deposited on the amorphous silicon layer at an extremely low concentration. The sputtering apparatus includes a process chamber having first and second regions, a metal target located inside the process chamber, a target transfer unit moving the metal target and having a first shield for controlling a traveling direction of a metal catalyst discharged from the metal target, and a substrate holder disposed in the second region to be capable of facing the metal target.Type: GrantFiled: November 17, 2010Date of Patent: May 19, 2015Assignee: Samsung Display Co., Ltd.Inventors: Tae-Hoon Yang, Ki-Yong Lee, Jin-Wook Seo, Byoung-Keon Park, Yun-Mo Chung, Dong-Hyun Lee, Kil-Won Lee, Jae-Wan Jung, Jong-Ryuk Park, Bo-Kyung Choi, Won-Bong Baek, Byung-Soo So, Jong-Won Hong, Min-Jae Jeong, Heung-Yeol Na, Ivan Maidanchuk, Eu-Gene Kang, Seok-Rak Chang
-
Patent number: 8992749Abstract: Provided is a sputtering apparatus which deposits a metal catalyst on an amorphous silicon layer at an extremely low concentration in order to crystallize amorphous silicon, and particularly minimizes non-uniformity of the metal catalyst caused by a pre-sputtering process without reducing process efficiency. This sputtering apparatus improves the uniformity of the metal catalyst deposited on the amorphous silicon layer at an extremely low concentration. The sputtering apparatus includes a process chamber having first and second regions, a metal target located inside the process chamber, a target transfer unit moving the metal target and having a first shield for controlling a traveling direction of a metal catalyst discharged from the metal target, and a substrate holder disposed in the second region to be capable of facing the metal target.Type: GrantFiled: November 17, 2010Date of Patent: March 31, 2015Assignee: Samsung Display Co., Ltd.Inventors: Tae-Hoon Yang, Ki-Yong Lee, Jin-Wook Seo, Byoung-Keon Park, Yun-Mo Chung, Dong-Hyun Lee, Kil-Won Lee, Jae-Wan Jung, Jong-Ryuk Park, Bo-Kyung Choi, Won-Bong Baek, Byung-Soo So, Jong-Won Hong, Min-Jae Jeong, Heung-Yeol Na, Ivan Maidanchuk, Eu-Gene Kang, Seok-Rak Chang
-
Patent number: 8980663Abstract: An organic light emitting diode (OLED) display device and a method of fabricating the same are disclosed.Type: GrantFiled: July 18, 2013Date of Patent: March 17, 2015Assignee: Samsung Display Co., Ltd.Inventors: Won-Kyu Lee, Kyu-Sik Cho, Tae-Hoon Yang, Byoung-Kwon Choo, Sang-Ho Moon, Bo-Kyung Choi, Yong-Hwan Park, Joon-Hoo Choi, Min-Chul Shin, Yun-Gyu Lee
-
Patent number: 8963153Abstract: A thin film transistor (TFT) and an organic light emitting display device having the same are disclosed. In one embodiment, a TFT includes a gate electrode formed on a substrate. A gate insulating layer is formed on the substrate having the gate electrode. An active layer is formed on the gate insulating layer. A source electrode is formed over the active layer. A drain electrode is formed to substantially surround at least three surfaces of the source electrode on the active layer.Type: GrantFiled: October 22, 2010Date of Patent: February 24, 2015Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Kwon Choo, Kyu-Sik Cho, Won-Kyu Lee, Yong-Hwan Park, Sang-Ho Moon, Tae-Hoon Yang, Joon-Hoo Choi, Min-Chul Shin, Bo-Kyung Choi, Yun-Gyu Lee
-
Patent number: 8927991Abstract: An OLED display includes a first polysilicon layer pattern on a substrate having a first gate electrode, a second gate electrode, and a first capacitor electrode, a gate insulating layer pattern, a second polysilicon layer pattern including a first active layer, a second active layer, and a capacitor polycrystalline dummy layer, a third amorphous silicon layer pattern including first source and drain resistant contact layers on a predetermined region of the first active layer, second source and drain resistant contact layers on a predetermined region of the second active layer, and a capacitor amorphous dummy layer on the capacitor polycrystalline dummy layer, and a data metal layer pattern including first source/drain electrodes, second source/drain electrodes, and a second capacitor electrode.Type: GrantFiled: September 13, 2011Date of Patent: January 6, 2015Assignee: Samsung Display Co., Ltd.Inventors: Kyu-Sik Cho, Joon-Hoo Choi, Byoung-Kwon Choo, Min-Chul Shin, Tae-Hoon Yang, Won-Kyu Lee, Yun-Gyu Lee, Bo-Kyung Choi, Yong-Hwan Park, Sang-Ho Moon
-
Publication number: 20140363936Abstract: A thin film transistor (TFT) and an organic light emitting diode (OLED) display device. The TFT and the OLED display device include a substrate, a buffer layer disposed on the substrate, a semiconductor layer disposed on the buffer layer, a gate electrode insulated from the semiconductor layer, a gate insulating layer insulating the semiconductor layer from the gate electrode, and source and drain electrodes insulated from the gate electrode and partially connected to the semiconductor layer, wherein the semiconductor layer is formed from a polycrystalline silicon layer crystallized by a metal catalyst and the metal catalyst is removed by gettering using an etchant. In addition, the OLED display device includes an insulating layer disposed on the entire surface of the substrate, a first electrode disposed on the insulating layer and electrically connected to one of the source and drain electrodes, an organic layer, and a second electrode.Type: ApplicationFiled: June 12, 2014Publication date: December 11, 2014Inventors: Byoung-Keon Park, Tae-Hoon Yang, Jin-Wook Seo, Ki-Yong Lee, Maxim Lisachenko, Bo-Kyung Choi, Dae-Woo Lee, Kil-Won Lee, Dong-Hyun Lee, Jong-Ryuk Park, Ji-Su Ahn, Young-Dae Kim, Heung-Yeol Na, Min-Jae Jeong, Yun-Mo Chung, Jong-Won Hong, Eu-Gene Kang, Seok-RaK Chang, Jae-Wan Jung, Sang-Yon Yoon
-
Patent number: 8894768Abstract: A substrate processing apparatus that simultaneously forms thin films on a plurality of substrates and performs heat treatment includes: a plurality of substrate holders, each including a substrate support that supports a substrate and a first gas pipe having one or a plurality of injection holes; a boat where the plurality of substrate holders are stacked and including a second gas pipe connected with the first gas pipe of each of the substrate holders; a process chamber providing a space in which the substrates stacked in the boat are processed; a conveying unit that carries the boat into/out of the process chamber; a first heating unit disposed outside the process chamber; and a gas supply unit including a third gas pipe connected with the second gas pipe and supplying a heated or cooled gas into the second gas pipe.Type: GrantFiled: January 6, 2011Date of Patent: November 25, 2014Assignee: Samsung Display Co., Ltd.Inventors: Byoung-Keon Park, Ki-Yong Lee, Jin-Wook Seo, Min-Jae Jeong, Jong-Won Hong, Heung-Yeol Na, Tae-Hoon Yang, Yun-Mo Chung, Eu-Gene Kang, Seok-Rak Chang, Dong-Hyun Lee, Kil-Won Lee, Jong-Ryuk Park, Bo-Kyung Choi, Won-Bong Baek, Ivan Maidanchuk, Byung-Soo So, Jae-Wan Jung
-
Patent number: 8890165Abstract: A method of forming a polycrystalline silicon layer, a thin film transistor (TFT), an organic light emitting diode (OLED) display device having the same, and methods of fabricating the same. The method of forming a polycrystalline silicon layer includes providing a substrate, forming a buffer layer on the substrate, forming an amorphous silicon layer on the buffer layer, forming a groove in the amorphous silicon layer, forming a capping layer on the amorphous silicon layer, forming a metal catalyst layer on the capping layer, and annealing the substrate and crystallizing the amorphous silicon layer into a polycrystalline silicon layer.Type: GrantFiled: February 26, 2010Date of Patent: November 18, 2014Assignee: Samsung Display Co., Ltd.Inventors: Dong-Hyun Lee, Ki-Yong Lee, Jin-Wook Seo, Tae-Hoon Yang, Maxim Lisachenko, Byoung-Keon Park, Kil-Won Lee, Jae-Wan Jung