Patents by Inventor Takamoto Watanabe
Takamoto Watanabe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12160247Abstract: In an A/D converter circuit, time required for a first pulse signal to have passed through all first delay units of a first pulse delay circuit is defined as first turnaround time, and time required for a second pulse signal to have passed through all second delay units of a second pulse delay circuit is defined as second turnaround time. Average time required for the first pulse signal to pass through any of the first delay units is defined as first passage time, and average time required for the second pulse signal to pass through any of the second delay units is defined as second passage time. A difference between the first and second passage times enables a difference between the first and second turnaround times to be smaller as compared with a reference difference therebetween for a case where the first and second passage times are identical to each other.Type: GrantFiled: November 21, 2022Date of Patent: December 3, 2024Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 12143119Abstract: In an analog-to-digital converter circuit, a sum output unit calculates the sum of an n-bit data value outputted from a first output unit and an (n+1)-bit data value outputted from a second output unit to accordingly obtain the calculated sum as a digital data value. A second calculator of the second output unit calculates the sum of a sign bit of a third digital data value as a most significant bit thereof and a second significant bit of the third digital data value. The combines a bit selected from the calculated sum with the third digital data value from which the sign bit has been eliminated to accordingly generate, as the (n+1)-bit data value, a new digital data value whose most significant bit is the bit selected from the calculated sum.Type: GrantFiled: October 19, 2022Date of Patent: November 12, 2024Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 12088315Abstract: In an analog-to-digital converter, primary latches respectively latch an output of a corresponding one of delay units at respective sample times of different first clocks. The primary latches include at least first and second primary latches, and secondary latches include at least first and second secondary latches respectively corresponding to the at least first and second primary latches. Each of the at least first and second secondary latches is configured to latch, at a sample time of a common second clock, an output of a corresponding one of the at least first and second primary latches. The common second clock is based on at least one of the first clocks.Type: GrantFiled: September 21, 2022Date of Patent: September 10, 2024Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 10862499Abstract: An A/D converter circuit that converts analog information to numerical data is provided with a pulse delay circuit and an output unit. A sampling period is set so that a relationship between the sampling period and a circulation period of a pulse signal passing through a ring delay circuit satisfies a relational expression Trdl×n<Ts ?Trdl×(n+1). In the relational expression, Ts is the sampling period, Trdl is the circulation period in which the pulse signal circulates through the pulse delay circuit, and “n” is an integer equal to or greater than 0.Type: GrantFiled: February 10, 2020Date of Patent: December 8, 2020Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 10840938Abstract: An A/D conversion circuit converts an analog signal into numerical data. The A/D conversion circuit includes: a pulse delay circuit that includes an odd number of delay units connected in series, and inverting and delaying a pulse signal, and that changes the numeral number of the delay units which the pulse signal passes through in accordance with a value of the analog signal; latch circuits that synchronize the pulse signal with sampling clocks, and latch the pulse signal; encoders that set a position of the pulse signal to the numerical data by circulating encode values periodically set in order from an initial value to a final value to synchronously sample the encode values; subtractors that calculate each of differences between a previous value and a current value; and an adder that adds subtraction results. The encode values are set to be shifted between at least two encoders.Type: GrantFiled: September 26, 2019Date of Patent: November 17, 2020Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 10715164Abstract: An A-D conversion circuit configured to convert an analog input signal into numerical data using a pulse delay circuit includes pulse position digitizing units, a clock generation circuit, and a processing unit. The clock generation circuit includes inverters each including one or more n-channel transistors and one or more p-channel transistors. The inverters differ from each other in a number ratio of the number of n-channel transistors connected in a common-gate parallel-connected manner and the number of p-channel transistors connected in a common-gate parallel-connected manner.Type: GrantFiled: August 1, 2019Date of Patent: July 14, 2020Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 10693488Abstract: A digitalization device includes a first pulse delay unit, a second pulse delay unit, and an addition output unit. The first pulse delay unit includes (2n?(2m?1)) first delay units connected in series, and outputs a first signal according to the number of first delay units through which a first pulse signal passes. The second pulse delay unit includes (2n+(2m?1)) second delay units connected in series, and outputs a second signal according to the number of the second delay units through which a second pulse signal passes. Here, n and m are natural numbers, and n?m. The addition output unit outputs, as a digital value, an addition value obtained by adding a numerical value based on the output of the first pulse delay unit and a numerical value based on the output of the second pulse delay unit.Type: GrantFiled: July 9, 2019Date of Patent: June 23, 2020Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 10520311Abstract: A gyro sensor apparatus includes a driving section that supplies a driving signal, which is for vibrating a sensing element of a vibration-type gyro sensor in a drive axis direction, to the sensing element, and a processing unit that receives a first vibration signal having an amplitude proportional to a driving vibration amplitude, which is an amplitude of vibration in the drive axis direction of the sensing element and a second vibration signal having an amplitude proportional to Coriolis force generated in the sensing element due to an angular velocity of the sensing element. The processing unit is configured to calculate a ratio of Coriolis force to the driving vibration amplitude based on the first vibration signal and the second vibration signal and output a result of the calculation as a result of detection of the angular velocity of the sensing element.Type: GrantFiled: May 19, 2017Date of Patent: December 31, 2019Assignee: DENSO CORPORATIONInventors: Takamoto Watanabe, Shigenori Yamauchi
-
Patent number: 9964928Abstract: A first encoding part encodes a reference timing determined by a reference clock by using a delay line. A second encoding part encodes a measurement start timing and a measurement end timing of a measurement period determined by a measurement signal to be measured by also using the delay line. A count part counts the reference clocks included in the measurement period. A fraction calculation part calculates a start fraction number indicating a time difference from the measurement start timing and an immediately-following reference timing and an end fraction number indicating a time difference from the measurement end timing to an immediately-following reference timing, based on the encoding result. The fraction calculation part then calculates a fraction data indicating a difference between the measurement period and a product of the period of the reference timing and the count value of the count part.Type: GrantFiled: August 4, 2015Date of Patent: May 8, 2018Assignee: DENSO CORPORATIONInventors: Shigenori Yamauchi, Takamoto Watanabe, Nobuyuki Taguchi
-
Patent number: 9667262Abstract: A digital control oscillator circuit includes: a ring oscillator having delay elements delaying a pulse signal; a counter circuit counting the circulation number of the pulse signal; a rough period generation unit acquiring a period setting value as a magnification ratio for a reference clock, and counting the reference clock using an integer part of the ratio to generate a rough period timing; a fraction conversion unit converting a decimal point part of the ratio into the number of the elements passed by the pulse signal to generate a fraction; and an output processing unit selecting a timing when outputs of the ring oscillator and the counter circuit become values corresponding to the fraction as an output timing when a time corresponding to the fraction has passed after the rough period timing, and generating an output signal oscillating at a period represented by the period setting value according to the output timing.Type: GrantFiled: June 22, 2016Date of Patent: May 30, 2017Assignee: DENSO CORPORATIONInventors: Shigenori Yamauchi, Nobuyuki Taguchi, Takamoto Watanabe
-
Patent number: 9645122Abstract: A gyro sensor includes a vibrator and a drive circuit. A PWM drive signal is applied to a pair of electrodes of the vibrator. The drive circuit outputs a high level signal and a low level signal to the electrodes as the PWM drive signal. The high level signal and the low level signal have potentials higher and lower than that of the reference signal, respectively. The drive circuit outputs the high level signal to one of the pair of electrodes and the low level signal to the other of the pair of electrodes.Type: GrantFiled: May 28, 2014Date of Patent: May 9, 2017Assignee: DENSO CORPORATIONInventors: Shigenori Yamauchi, Takamoto Watanabe, Tomohito Terazawa
-
Patent number: 9614513Abstract: In a gyro sensor, a TDC detects a magnitude of vibration of a vibrator. A drive circuit (excluding the TDC) determines a duty ratio of a PWM drive signal in accordance with the magnitude of vibration so that the magnitude of vibration becomes a predetermined magnitude and outputs the PWM drive signal having the determined duty ratio. The drive circuit (excluding the TDC) includes a control circuit and a DCO. The control circuit measures time corresponding to the control value by using a gate delay time, generates the PWM drive signal having a pulse width corresponding to the control value and outputs the PWM drive signal.Type: GrantFiled: May 28, 2014Date of Patent: April 4, 2017Assignee: DENSO CORPORATIONInventors: Shigenori Yamauchi, Takamoto Watanabe, Nobuyuki Taguchi
-
Patent number: 9553751Abstract: A demodulation device for demodulating a base signal from a composite signal, which is composed of a carrier wave and a sensor modulation signal of the base signal. The demodulation device determines a difference between the composite signal of a former-half period and the composite signal of a latter-half period to be a pre-correction base signal. The former-half period is a one-half period of a sampling period starting at one of a local maximum and a local minimum of the carrier wave. The latter-half period follows the former-half period. The demodulation device determines a reference level from the composite signal and determines a signal level of a post-correction base signal based on a ratio between a signal level of the pre-correction base signal and the reference level.Type: GrantFiled: May 10, 2016Date of Patent: January 24, 2017Assignee: DENSO CORPORATIONInventors: Takamoto Watanabe, Shigenori Yamauchi
-
Patent number: 9105536Abstract: A solid-state imaging device is capable of suppressing as much as possible an increase in power consumption of a low-frequency noise removing process. A pixel unit includes pixels outputting pixel signals corresponding to an amount of incident light and correction pixels outputting correction pixel signals corresponding to a correction reference voltage. An AD conversion circuit includes a delay circuit, to which a plurality of delay elements are connected, and outputs a digital signal corresponding to the number of delay elements through which a pulse signal passes when the pulse signal passes through the number of delay elements corresponding to a level of the pixel signal or the correction pixel signal.Type: GrantFiled: October 19, 2012Date of Patent: August 11, 2015Assignees: OLYMPUS CORPORATION, DENSO CORPORATIONInventors: Susumu Yamazaki, Takamoto Watanabe
-
Patent number: 8907731Abstract: A digitally-controlled oscillator circuit receives a digital value and generates a driving signal for driving an oscillator at a frequency according to the received digital value. A time-to-digital converter circuit receives a detection signal of oscillation of the oscillator, receives the driving signal, and detects a phase difference between the detection signal and the driving signal. A control circuit receives the detected phase difference and controls the frequency of the driving signal generated by the digitally-controlled oscillator circuit, such that the detected phase difference coincides with a predetermined resonant phase difference to resonate the oscillator.Type: GrantFiled: January 14, 2013Date of Patent: December 9, 2014Assignee: Denso CorporationInventors: Shigenori Yamauchi, Takamoto Watanabe, Tomohito Terazawa
-
Patent number: 8436756Abstract: An A/D conversion device includes an A/D conversion circuit that converts an inputted analog signal to digital data and outputs it, a digital signal correction unit that performs a correction process to the digital data and outputs a digital signal, and a phase compensation unit that performs phase compensation in accordance with a phase delay amount of the digital signal with respect to the analog signal generated in the A/D conversion circuit and the digital signal correction unit wherein the A/D conversion circuit comprises a pulse transit circuit, a transmit position detection structure, and a digital data creation structure, the delay characteristic of the digital data being identified from the inputted analog signal.Type: GrantFiled: November 29, 2010Date of Patent: May 7, 2013Assignees: Olympus Corporation, Denso CorporationInventors: Yukie Hashimoto, Takamoto Watanabe
-
Patent number: 8412032Abstract: The A/D conversion circuit may include A/D conversion units each of which converts input analog signals into digital signals, a switch unit that receives a first and second analog signals among the analog signals, the switch unit alternately switching output destinations of the first and second analog signals input in the same period to the A/D conversion units in each sampling cycle of the A/D conversion units; and an arithmetic unit that performs a differential operation between a result of addition of the digital signals output from the A/D conversion units to which the first analog signal is input and a result of addition of the digital signals output from the A/D conversion units which the second analog signal is input, the arithmetic unit outputting a third digital signal corresponding to a result of the differential operation.Type: GrantFiled: October 20, 2011Date of Patent: April 2, 2013Assignees: Olympus Corporation, Denso CorporationInventors: Yasunari Harada, Takamoto Watanabe
-
Patent number: 8316710Abstract: The physical quantity measuring apparatus includes a first function of generating voltage used for position-controlling a movable body, a second function of detecting a position of the movable body during a position detecting period, a third function of calculating a control amount necessary to keep the movable body at a predetermined position on the basis of a detection result by the second function, and causing the first function to generate a control voltage corresponding to the calculated control amount to keep the movable body at the predetermined position during a position controlling period, and a fourth function of setting the position detecting period and the position controlling period in a time-sharing manner so that the position detecting period and the position controlling period do not overlap with each other.Type: GrantFiled: October 8, 2009Date of Patent: November 27, 2012Assignee: Denso CorporationInventors: Tomohito Terazawa, Takamoto Watanabe
-
Patent number: 8307320Abstract: A method of placing delay units of a pulse delay circuit on a programmable logic device having logic cells in each of cell strings has a step of arranging each delay unit in one logic cell of the device such that the delay units are placed in respective specific cell strings aligned in a row direction and a step of serially connecting the delay units with one another as a straight delay line such that the delay units placed in the specific cell strings in the connecting order are aligned in the row direction. In the device, an inter-string transmission delay time on a line between two logic cells of different cell strings differs from an intra-string transmission delay time on a line between two logic cells of one cell string.Type: GrantFiled: March 11, 2010Date of Patent: November 6, 2012Assignee: Denso CorporationInventors: Tomohito Terazawa, Shigenori Yamauchi, Takamoto Watanabe
-
Patent number: 8213437Abstract: A transmitting method has steps of modulating carrier waves having frequencies set at ½N?n (n?N; n is a positive integer) of a reference frequency with transmission signals to produce modulated signals, multiplexing the modulated signals by frequency division multiplexing to produce an input signal, and transmitting the input signal to a synchronous detector in which the transmission signals are extracted from the input signal by calculating a moving average of the input signal every sampling period of time corresponding to the reference frequency and performing an addition and subtraction calculation corresponding to the cycle of each carrier wave for the moving averages. The frequency of each carrier wave, modulated with one transmission signal having a first signal level, is equal to or lower than the frequency of any carrier wave modulated with another transmission signal having a second signal level higher than the first signal level.Type: GrantFiled: July 28, 2009Date of Patent: July 3, 2012Assignee: Denso CorporationInventors: Tomohito Terazawa, Takamoto Watanabe