Patents by Inventor Takamoto Watanabe
Takamoto Watanabe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100087966Abstract: The physical quantity measuring apparatus includes a first function of generating voltage used for position-controlling a movable body, a second function of detecting a position of the movable body during a position detecting period, a third function of calculating a control amount necessary to keep the movable body at a predetermined position on the basis of a detection result by the second function, and causing the first function to generate a control voltage corresponding to the calculated control amount to keep the movable body at the predetermined position during a position controlling period, and a fourth function of setting the position detecting period and the position controlling period in a time-sharing manner so that the position detecting period and the position controlling period do not overlap with each other.Type: ApplicationFiled: October 8, 2009Publication date: April 8, 2010Applicant: DENSO CORPORATIONInventors: Tomohito Terazawa, Takamoto Watanabe
-
Publication number: 20100073542Abstract: An image sensor has plural array blocks B1 to B20 arranged in a two dimensional (2D) arrangement. Each array block has a sub array and a corresponding analogue to digital (A/D) converter for performing an A/D conversion of light signals (or detection signals) output from the sub array. The sub array has plural picture element cells arranged in a 2D arrangement. Each A/D converter has a pulse delay circuit having delay units of plural stages connected in series. Each delay unit delays an input pulse by a delay time corresponding to a level of the light signals received from the sub array. A pulse delay type A/D converter is used as the A/D converter, which outputs the number of the delay units as an A/D conversion data item through which the input pulse passes for a measurement time period.Type: ApplicationFiled: November 30, 2009Publication date: March 25, 2010Applicant: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Publication number: 20100054281Abstract: A transmitting method has steps of modulating carrier waves having frequencies set at ½N?n (n?N; n is a positive integer) of a reference frequency with transmission signals to produce modulated signals, multiplexing the modulated signals by frequency division multiplexing to produce an input signal, and transmitting the input signal to a synchronous detector in which the transmission signals are extracted from the input signal by calculating a moving average of the input signal every sampling period of time corresponding to the reference frequency and performing an addition and subtraction calculation corresponding to the cycle of each carrier wave for the moving averages. The frequency of each carrier wave, modulated with one transmission signal having a first signal level, is equal to or lower than the frequency of any carrier wave modulated with another transmission signal having a second signal level higher than the first signal level.Type: ApplicationFiled: July 28, 2009Publication date: March 4, 2010Applicant: DENSO CORPORATIONInventors: Tomohito Terazawa, Takamoto Watanabe
-
Patent number: 7671313Abstract: An image sensor has plural array blocks B1 to B20 arranged in a two dimensional (2D) arrangement. Each array block has a sub array and a corresponding analogue to digital (A/D) converter for performing an A/D conversion of light signals (or detection signals) output from the sub array. The sub array has plural picture element cells arranged in a 2D arrangement. Each A/D converter has a pulse delay circuit having delay units of plural stages connected in series. Each delay unit delays an input pulse by a delay time corresponding to a level of the light signals received from the sub array. A pulse delay type A/D converter is used as the A/D converter, which outputs the number of the delay units as an A/D conversion data item through which the input pulse passes for a measurement time period.Type: GrantFiled: March 31, 2006Date of Patent: March 2, 2010Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 7660369Abstract: In a radio-controlled device for measuring time, a demodulating unit demodulates the time information from the received electric signal based on amplitude information of the target radio wave. The amplitude information is obtained from in-phase and quadrature-phase components of the target radio wave. A phase calculator calculates phase data associated with a phase of the target radio wave based on the in-phase and quadrature-phase components. A variability calculator calculates a variability of the phase data of the target radio wave relative to a reference phase. The reference phase changes at a constant rate in time according to a frequency error. The frequency error is contained in the reference signal relative to a frequency of the target carrier wave. A reception determining unit determines whether reception of the radio-controlled device is good based on the calculated variability.Type: GrantFiled: January 30, 2007Date of Patent: February 9, 2010Assignee: DENSO CORPORATIONInventors: Takamoto Watanabe, Sumio Masuda
-
Publication number: 20090160501Abstract: A pulse signal circulates around a ring of delay elements with respective traversal signals being thereby successively outputted from the delay elements. The period of a reference signal is multiplied or divided by a real number to obtain control data specifying a required period of a clock signal as a value having an integer part and a fractional part. The control data are used to select the timings of specific traversal signal, and the clock signal is generated based these selected timings, with the timing selection being repetitively adjusted in accordance with the fractional part of the control data.Type: ApplicationFiled: November 26, 2008Publication date: June 25, 2009Applicant: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 7545887Abstract: In a synchronous detection method, an input signal is averaged over at least first and second phase ranges of a target carrier wave within each period thereof to obtain at least first and second moving average values of the input signal within the at least first and second phase ranges, respectively. The first phase range corresponds to a positively oscillating phase range of the target carrier wave, and the second phase range corresponds to a negatively oscillating phase range thereof. A difference between the first and second moving averages is calculated as a detection result of the target carrier wave.Type: GrantFiled: August 26, 2004Date of Patent: June 9, 2009Assignee: DENSO CORPORATIONInventors: Takamoto Watanabe, Tetsuya Nakamura, Sumio Masuda
-
Publication number: 20090135040Abstract: An inverter circuit configuring a delay unit is a so-called CMOS transistor including a PMOS transistor and an NMOS transistor, of which respective gates are interconnected and respective drains are interconnected. The source and a back gate of the NMOS transistor are connected to the ground. The source of the PMOS transistor is connected to a positive drive terminal and controlled by an analog input signal. The back gate of the PMOS transistor is connected to a control terminal and controlled by a control signal.Type: ApplicationFiled: November 25, 2008Publication date: May 28, 2009Applicant: DENSO CORPORATIONInventors: Takamoto Watanabe, Shigenori Yamauchi
-
Patent number: 7529153Abstract: In a positional information detecting device, a tone-burst signal propagating unit causes a tone-burst signal to propagate through a path. The tone-burst signal is composed of a continuous wave train, the continuous wave train including a plurality of cycles of a constant frequency. A detecting unit detects, at a predetermined position in the path, the tone-burst signal propagating through the path every one cycle of the tone-burst signal to measure a propagation delay time based on the detected signal. The propagation delay time represents a period for which the tone-burst signal has propagated through the path. A phase obtaining unit obtains a phase of the detected signal. A positional information obtaining unit obtains positional information associated with the predetermined position based on the measured propagation delay time and the obtained phase of the detected signal.Type: GrantFiled: August 10, 2006Date of Patent: May 5, 2009Assignee: DENSO CORPORATIONInventors: Takamoto Watanabe, Sumio Masuda
-
Patent number: 7525878Abstract: In a time measuring circuit, a pulse delay circuit is provided with a plurality of delay units. The pulse delay circuit is configured to transfer a pulse signal through the plurality of delay units while the pulse signal is delayed by the plurality of delay units. A delay time of each of the plurality of delay units depends on a level of a first drive voltage being input to each of the plurality of delay units. A generating circuit is configured to obtain a number of the delay units through which the pulse signal has passed within a predetermined period to generate, as time measurement data, digital data based on the obtained number. A first setting unit is configured to variably set the level of the first drive voltage being input to each of the plurality of delay units.Type: GrantFiled: May 30, 2007Date of Patent: April 28, 2009Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Publication number: 20090021407Abstract: An A/D converter has a series of M delay units through which a pulse signal is transmitted while being delayed in each delay unit by a delay time depending on a level of an analog signal. A unit of the converter latches the pulse signal outputted from each delay unit at N sampling times to hold M×N latched data. Another unit of the converter receives the M×N pieces of latched data as a piece of combined data composed of the latched data arranged in an order corresponding to an arranging order of M×N sampling points in the pulse signal, converts the combined data into numeral data, corresponding to a position of the pulse signal in the delay units, at one time, and produces converted digital data corresponding to the level of the analog signal from the numeral data.Type: ApplicationFiled: July 16, 2008Publication date: January 22, 2009Applicant: DENSO CORPORATIONInventors: Tomohito Terazawa, Takamoto Watanabe
-
Patent number: 7450049Abstract: The digitization apparatus includes, as a main scale, a pulse delay circuit constituted by a plurality of delay units connected in series or in ring form, a latch/encoder, a circulation number counter, and a latch circuit, and includes, as a vernier, a reverse timing extraction circuit detecting a reverse timing at which any one of the delay units has reversed, and an interpolation circuit. The main scale digitizes a time interval between two successive measurement signals in a resolution equal to a delay time per one delay unit. The vernier digitizes a time difference between a measurement timing indicated by the measurement signal and the reverse timing in a resolution equal to 1/M (M being an integer not smaller than 2). The interpolation circuit includes two delay lines each constituted by a plurality of delay units connected in series or in ring form.Type: GrantFiled: May 14, 2007Date of Patent: November 11, 2008Assignee: Denso CorporationInventors: Shigenori Yamauchi, Takamoto Watanabe
-
Patent number: 7423574Abstract: In a semiconductor-integrated A/D converter, a pulse delay circuit is provided with a plurality of delay units. The plurality of delay units each includes at least one logic gate and operates based on a level of an input signal. The pulse delay circuit is configured to transfer a pulse signal through the plurality of delay units while the pulse signal is delayed by the plurality of delay units. A delay time of each of the plurality of delay units depends on the level of the input signal. The at least one logic gate is composed of at least one first transistor. The at least one first transistor has a first threshold voltage. A generating circuit is configured to obtain a number of the delay units through which the pulse signal has passed within a predetermined period to generate digital data based on the obtained number. The generating circuit is composed of at least one second transistor. The at least one second transistor has a second threshold voltage.Type: GrantFiled: May 21, 2007Date of Patent: September 9, 2008Assignee: Denso CorporationInventor: Takamoto Watanabe
-
Patent number: 7366619Abstract: A signal processing unit includes an integrating unit. The integrating unit is composed of a plurality of digital elements and is operative to integrate a detection signal over every quarter of one cycle of the detection signal to generate an integration value. The integration values to be generated are represented as S1, S2, S3, and S4. A calculating unit includes a plurality of digital elements and performs addition and subtraction on the generated integration values in accordance with the following equations used to calculate an in-phase component and a quadrature-phase component of (Ip=S4p?3+S4p?2?S4p?1?S4p) and (Qp=S4.4?S4p??S4p?1+S4p). Where Ip represents the in-phase component and Qp represents the quadrature-phase component. An amplitude obtaining unit obtains an amplitude of the detection signal based on the in-phase component and the quadrature-phase component.Type: GrantFiled: August 10, 2006Date of Patent: April 29, 2008Assignees: DENSO CORPORATION, Jeco Co., Ltd.Inventors: Takamoto Watanabe, Sumio Masuda
-
Patent number: 7355544Abstract: In a TAD (Time Analog-to-Digital) type of A/D converter in which delay units of a pulse delay circuit successively transfer a pulse signal during each of successive measurement intervals, with each delay unit applying an amount of delay determined by an analog input signal voltage, it is ensured that each new measurement interval begins as soon as the pulse delay circuit has become restored to an initialized condition after the preceding measurement interval. Output values expressing the number of delay units traversed by the pulse signal during a measurement interval are used directly as digital values representing the analog input signal voltage level.Type: GrantFiled: November 30, 2006Date of Patent: April 8, 2008Assignee: DENSO CORPORATIONInventor: Takamoto Watanabe
-
Patent number: 7345614Abstract: An A/D converter has inverting elements and delay elements alternately disposed in series. Each inverting element receives an analog voltage signal as a power source and converts a pulse signal in an inversion operation time depending on the analog voltage signal. Each delay element delays transmission of the pulse signal. The transmission of the pulse signal is started from a starting inverting element at a start time, and a transit position of the pulse signal is detected at a detection time later than the start time by a predetermined time. A digital value indicating a level of the analog voltage signal is determined from the detected transit position of the pulse signal. Because transmission of the pulse signal is delayed by the delay elements, the transit position depending on the analog voltage signal can be correctly detected.Type: GrantFiled: October 26, 2006Date of Patent: March 18, 2008Assignee: DENSO CORPORATIONInventors: Yasuaki Makino, Noboru Endo, Takamoto Watanabe, Mitsuharu Kato
-
Patent number: 7330144Abstract: In an analog-to-digital converter, a generating unit executes analog-to-digital conversion of a first input signal and a second input signal based on an analog-to-digital conversion characteristic curve to generate first digital data and second digital data respectively corresponding to the first input signal and the second input signal. The input signal has a first level, and the first level is the sum of an offset level and a level of a target analog signal for analog-to-digital conversion. The second input signal has a second level, and the second level is generated by subtracting the offset level from the level of the target analog signal. In the analog-to-digital converter, an obtaining unit obtains difference digital data between the first digital data and the second digital data to output the obtained difference digital data as digital data of the target analog signal.Type: GrantFiled: October 5, 2006Date of Patent: February 12, 2008Assignee: DENSO CORPORATIONInventors: Tomohito Terazawa, Takamoto Watanabe
-
Publication number: 20070280054Abstract: In a time measuring circuit, a pulse delay circuit is provided with a plurality of delay units. The pulse delay circuit is configured to transfer a pulse signal through the plurality of delay units while the pulse signal is delayed by the plurality of delay units. A delay time of each of the plurality of delay units depends on a level of a first drive voltage being input to each of the plurality of delay units. A generating circuit is configured to obtain a number of the delay units through which the pulse signal has passed within a predetermined period to generate, as time measurement data, digital data based on the obtained number. A first setting unit is configured to variably set the level of the first drive voltage being input to each of the plurality of delay units.Type: ApplicationFiled: May 30, 2007Publication date: December 6, 2007Applicant: DENSO CorporationInventor: Takamoto Watanabe
-
Publication number: 20070268172Abstract: In a semiconductor-integrated A/D converter, a pulse delay circuit is provided with a plurality of delay units. The plurality of delay units each includes at least one logic gate and operates based on a level of an input signal. The pulse delay circuit is configured to transfer a pulse signal through the plurality of delay units while the pulse signal is delayed by the plurality of delay units. A delay time of each of the plurality of delay units depends on the level of the input signal. The at least one logic gate is composed of at least one first transistor. The at least one first transistor has a first threshold voltage. A generating circuit is configured to obtain a number of the delay units through which the pulse signal has passed within a predetermined period to generate digital data based on the obtained number. The generating circuit is composed of at least one second transistor. The at least one second transistor has a second threshold voltage.Type: ApplicationFiled: May 21, 2007Publication date: November 22, 2007Applicant: DENSO CorporationInventor: Takamoto Watanabe
-
Publication number: 20070263732Abstract: The digitization apparatus includes, as a main scale, a pulse delay circuit constituted by a plurality of delay units connected in series or in ring form, a latch/encoder, a circulation number counter, and a latch circuit, and includes, as a vernier, a reverse timing extraction circuit detecting a reverse timing at which any one of the delay units has reversed, and an interpolation circuit. The main scale digitizes a time interval between two successive measurement signals in a resolution equal to a delay time per one delay unit. The vernier digitizes a time difference between a measurement timing indicated by the measurement signal and the reverse timing in a resolution equal to 1/M (M being an integer not smaller than 2). The interpolation circuit includes two delay lines each constituted by a plurality of delay units connected in series or in ring form.Type: ApplicationFiled: May 14, 2007Publication date: November 15, 2007Applicant: DENSO CorporationInventors: Shigenori Yamauchi, Takamoto Watanabe