Patents by Inventor Takeo Yasuda
Takeo Yasuda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170185889Abstract: A method and system are provided for updating synapse weight values in neuromorphic system with Spike Time Dependent Plasticity model. The method includes selectively performing, by a hardware-based synapse weight incrementer or decrementer, one of a synapse weight increment function or decrement function, each using a respective lookup table, to generate updated synapse weight values responsive to spike timing data. The method further includes storing the updated synapse weight values in a memory. The method additionally includes performing, by a hardware-based processor, a learning process to integrate the updated synapse weight values stored in the memory into the Spike Time Dependent Plasticity model neuromorphic system for improved neuromorphic simulation.Type: ApplicationFiled: December 28, 2015Publication date: June 29, 2017Inventors: Kohji Hosokawa, Masatoshi Ishii, Yutaka Nakamura, Junka Okazawa, Takeo Yasuda
-
Publication number: 20170185891Abstract: A method and system are provided for updating a neuron membrane potential in a spike time dependent plasticity model in a Neuromorphic system. The method includes approximating a shape of an analog spike signal from an axon input using a hardware-based digital axon timer. The method further includes generating a first intermediately updated neuron membrane potential value from a current axon timer value, a current synapse weight value and a current neuron membrane potential value using a first look-up table and an accumulator. The method also includes generating a second intermediately updated neuron membrane potential value with a leak decay effect using a second look-up table and the first intermediately updated neuron membrane potential value. The method additionally includes generating a final updated neuron membrane potential value based on a comparison of the second intermediately updated neuron membrane potential value with a neuron fire threshold level using a comparator.Type: ApplicationFiled: December 28, 2015Publication date: June 29, 2017Inventors: Kohji Hosokawa, Masatoshi Ishii, Yutaka Nakamura, Junka Okazawa, Takeo Yasuda
-
Publication number: 20170185890Abstract: Described is a neuromorphic system implemented in hardware that implements neuron membrane potential update based on the leaky integrate and fire (LIF) model. The system further models synapse weights update based on the spike time-dependent plasticity (STDP) model. The system includes an artificial neural network in which the update scheme of neuron membrane potential and synapse weight are effectively defined and implemented.Type: ApplicationFiled: December 28, 2015Publication date: June 29, 2017Inventors: Takeo Yasuda, Kohji Hosokawa, Yutaka Nakamura, Junka Okazawa, Masatoshi Ishii
-
Publication number: 20170047911Abstract: A pulse generator and a method of fabricating a pulse generator are described. The pulse generator includes an input node to receive an input voltage, a first capacitor, and a second capacitor. The first capacitor is positioned between the input node and the second capacitor. An output node outputs an output voltage with a pulse shape, and the pulse generator also includes at least one switch between the input node and the second capacitor. The at least one switch controls the pulse shape of the output voltage.Type: ApplicationFiled: November 23, 2015Publication date: February 16, 2017Inventors: Kohji Hosokawa, Masatoshi Ishii, Mark B. Ritter, Takeo Yasuda
-
Publication number: 20170047914Abstract: A pulse generator and a method of fabricating a pulse generator are described. The pulse generator includes an input node to receive an input voltage, a first capacitor, and a second capacitor. The first capacitor is positioned between the input node and the second capacitor. An output node outputs an output voltage with a pulse shape, and the pulse generator also includes at least one switch between the input node and the second capacitor. The at least one switch controls the pulse shape of the output voltage.Type: ApplicationFiled: August 12, 2015Publication date: February 16, 2017Inventors: Kohji Hosokawa, Masatoshi Ishii, Mark B. Ritter, Takeo Yasuda
-
Patent number: 9501260Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. The encoding scheme using a sign magnitude to 2's complement converter allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: GrantFiled: December 3, 2013Date of Patent: November 22, 2016Assignee: International Business Machines CorporationInventor: Takeo Yasuda
-
Patent number: 9484895Abstract: A duty cycle tuner measures high and low periods of a signal, calculates an actual duty cycle, generates duty control signals based on the actual duty cycle and a desired duty cycle, and adjusts the duty cycle responsive to the duty control signals. The high and low periods are measured using high-speed counters to provide a high count for the high period and a low count for the low period. The actual duty cycle value is then computed from the high and low counts, and compared to the desired duty cycle value to generate increment and decrement signals which may be positive or zero, to increase, decrease or maintain the actual duty cycle. In this manner, even if the high and low counts are subject to variations due to process, temperature or power supply voltage, their ratio is independent of such variations, so the tuner is immune to those effects.Type: GrantFiled: December 2, 2013Date of Patent: November 1, 2016Assignee: International Business Machines CorporationInventor: Takeo Yasuda
-
Patent number: 9484894Abstract: A duty cycle tuner measures high and low periods of a signal, calculates an actual duty cycle, generates duty control signals based on the actual duty cycle and a desired duty cycle, and adjusts the duty cycle responsive to the duty control signals. The high and low periods are measured using high-speed counters to provide a high count for the high period and a low count for the low period. The actual duty cycle value is then computed from the high and low counts, and compared to the desired duty cycle value to generate increment and decrement signals which may be positive or zero, to increase, decrease or maintain the actual duty cycle. In this manner, even if the high and low counts are subject to variations due to process, temperature or power supply voltage, their ratio is independent of such variations, so the tuner is immune to those effects.Type: GrantFiled: July 9, 2012Date of Patent: November 1, 2016Assignee: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20150149518Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. This encoding scheme allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for an implementation adapted to shift a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: ApplicationFiled: January 31, 2015Publication date: May 28, 2015Applicant: International Business Machines CorporationInventor: Takeo Yasuda
-
Patent number: 9021000Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. This encoding scheme allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for an implementation adapted to shift a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: GrantFiled: June 29, 2012Date of Patent: April 28, 2015Assignee: International Business Machines CorporationInventor: Takeo Yasuda
-
Patent number: 8882305Abstract: According to one embodiment, in a constricted part of a globe, one end is set to a minimum diameter, the other end is set to a maximum diameter, and a diameter thereof increases from the one end side to the other end side. The constricted part of the globe is concaved into the inside of an imaginary straight line connecting an outer edge of the one end and an outer edge of the other end when viewed in section. A light source part includes a semiconductor light-emitting element and is contained in the globe so that a light-emitting part is positioned between both the ends of the constricted part of the globe. A cap is positioned on one end side of the globe.Type: GrantFiled: August 31, 2012Date of Patent: November 11, 2014Assignee: Toshiba Lighting & Technology CorporationInventors: Jun Sasaki, Ryotaro Matsuda, Naoto Mori, Yoshiyuki Matsunaga, Hideki Okawa, Takeo Yasuda
-
Patent number: 8717836Abstract: A Static Random Access Memory (SRAM) includes word lines WL, bit lines BL, address decoders that select one of the word lines WL in response to an address signal AD, a sense amplifier that is activated in response to a sense amplifier enable signal SAE, and a sense amplifier control circuit that generates the sense amplifier enable signal SAE. In this device, the more distant the word line WL is from the sense amplifier, the longer the sense amplifier control circuit sets the delay time of the sense amplifier enable signal SAE so that the more distant the word line WL is from the sense amplifier, the later the sense amplifier is activated.Type: GrantFiled: October 17, 2012Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20140084979Abstract: A duty cycle tuner measures high and low periods of a signal, calculates an actual duty cycle, generates duty control signals based on the actual duty cycle and a desired duty cycle, and adjusts the duty cycle responsive to the duty control signals. The high and low periods are measured using high-speed counters to provide a high count for the high period and a low count for the low period. The actual duty cycle value is then computed from the high and low counts, and compared to the desired duty cycle value to generate increment and decrement signals which may be positive or zero, to increase, decrease or maintain the actual duty cycle. In this manner, even if the high and low counts are subject to variations due to process, temperature or power supply voltage, their ratio is independent of such variations, so the tuner is immune to those effects.Type: ApplicationFiled: December 2, 2013Publication date: March 27, 2014Applicant: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20140089363Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. The encoding scheme using a sign magnitude to 2's complement converter allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: ApplicationFiled: December 3, 2013Publication date: March 27, 2014Applicant: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20140009197Abstract: A duty cycle tuner measures high and low periods of a signal, calculates an actual duty cycle, generates duty control signals based on the actual duty cycle and a desired duty cycle, and adjusts the duty cycle responsive to the duty control signals. The high and low periods are measured using high-speed counters to provide a high count for the high period and a low count for the low period. The actual duty cycle value is then computed from the high and low counts, and compared to the desired duty cycle value to generate increment and decrement signals which may be positive or zero, to increase, decrease or maintain the actual duty cycle. In this manner, even if the high and low counts are subject to variations due to process, temperature or power supply voltage, their ratio is independent of such variations, so the tuner is immune to those effects.Type: ApplicationFiled: July 9, 2012Publication date: January 9, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Takeo Yasuda
-
Publication number: 20140006466Abstract: A barrel shifter uses a sign magnitude to 2's complement converter to generate decoder signals for its cascaded multiplexer selectors. The sign input receives the shift direction and the magnitude input receives the shift amount. The sign magnitude to 2's complement converter computes an output result as a 2's complement of the shift amount using the shift direction as a sign input, assigns a first portion (most significant bit half) of the output result to a first decoder signal, and assigns a second portion (least significant bit half) of the output result to a second decoder signal. The encoding scheme using a sign magnitude to 2's complement converter allows the decoder circuits to be relatively simple, for example, 3-to-8 decoders for a 64-bit operand value rather than the 4-to-9 decoder required in a conventional barrel shifter, leading to faster operation, less area, and reduced power consumption.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Applicant: International Business Machines CorporationInventor: Takeo Yasuda
-
Publication number: 20130301280Abstract: According to one embodiment, a bulb-shaped lamp includes a light source unit, a plurality of substrates, a substrate holding member, and a globe. The respective substrates hold light source units. The substrate holding member has thermal conductivity and an insulating property and holds the respective substrates. The globe is thermally connected to the substrate holding member. The cap is positioned on one end side of the globe.Type: ApplicationFiled: March 4, 2013Publication date: November 14, 2013Applicant: Toshiba Lighting & Technology CorporationInventors: Ryotaro Matsuda, Naoto Mori, Jun Sasaki, Yoshiyuki Matsunaga, Hideki Okawa, Takeo Yasuda
-
Publication number: 20130300277Abstract: According to one embodiment, in a constricted part of a globe, one end is set to a minimum diameter, the other end is set to a maximum diameter, and a diameter thereof increases from the one end side to the other end side. The constricted part of the globe is concaved into the inside of an imaginary straight line connecting an outer edge of the one end and an outer edge of the other end when viewed in section. A light source part includes a semiconductor light-emitting element and is contained in the globe so that a light-emitting part is positioned between both the ends of the constricted part of the globe. A cap is positioned on one end side of the globe.Type: ApplicationFiled: August 31, 2012Publication date: November 14, 2013Applicant: Toshiba Lighting & Technology CorporationInventors: Jun Sasaki, Ryotaro Matsuda, Naoto Mori, Yoshiyuki Matsunaga, Hideki Okawa, Takeo Yasuda
-
Patent number: 8295105Abstract: A Static Random Access Memory (SRAM) includes word lines WL, bit lines BL, address decoders that select one of the word lines WL in response to an address signal AD, a sense amplifier that is activated in response to a sense amplifier enable signal SAE, and a sense amplifier control circuit that generates the sense amplifier enable signal SAE. In this device, the more distant the word line WL is from the sense amplifier, the longer the sense amplifier control circuit sets the delay time of the sense amplifier enable signal SAE so that the more distant the word line WL is from the sense amplifier, the later the sense amplifier is activated.Type: GrantFiled: April 14, 2010Date of Patent: October 23, 2012Assignee: International Business Machines CorporationInventor: Takeo Yasuda
-
Patent number: 8086989Abstract: A design structure for a circuit for switching clock signals with logic devices using a glitchless clock multiplexer optimized for synchronous and asynchronous clocks. The design structure comprises a circuit having an asynchronous clock group and one or more synchronous clock group(s). The asynchronous group comprises a plurality of high frequency glitchless control (HFGC) blocks for asynchronous clock sources. Each synchronous group comprises a plurality of HFGC blocks for synchronous clock sources. The circuit comprises a multiplexer for receiving delayed input clock signals from HFGC blocks for asynchronous clock sources and from HFGC blocks for synchronous clock sources. A switching latency (period in which no clock pulse appears at the final output of the circuit) from a first input clock signal belonging to a synchronous group to a second input clock signal belonging to the same synchronous group is one clock cycle or less of the second input clock signal.Type: GrantFiled: July 16, 2008Date of Patent: December 27, 2011Assignee: International Business Machines CorporationInventors: Eskinder Hailu, Takeo Yasuda