Patents by Inventor Tao-Chih Chang
Tao-Chih Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10672677Abstract: A semiconductor package structure is provided. The semiconductor package structure includes a semiconductor chip, a guard ring, a gel layer, and a first lead frame. The guard ring is disposed on the semiconductor chip, and the gel layer is disposed on the guard ring. The first lead frame is electrically connected to the semiconductor chip, and the gel layer is located between the guard ring and the first lead frame.Type: GrantFiled: May 14, 2018Date of Patent: June 2, 2020Assignees: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, WIN-HOUSE ELECTRONIC CO., LTD.Inventors: Jing-Yao Chang, Tao-Chih Chang, Kuo-Shu Kao, Fang-Jun Leu, Hsin-Han Lin, Chih-Ming Tzeng, Hsiao-Ming Chang, Chih-Ming Shen
-
Patent number: 10622274Abstract: A chip package including a lead frame, a first chip, a heat dissipation structure, and an insulating encapsulant is provided. The lead frame includes a chip pad having a first surface and a second surface opposite to the first surface and a lead connected to the chip pad. The first chip is disposed on the first surface of the chip pad and electrically connected to the lead of the lead frame and to the outside of the insulating encapsulant via the lead. The head dissipation structure is disposed on the second surface of the chip pad and includes a thermal interface material layer attached to the second surface. The insulating encapsulant encapsulates the first chip, the heat dissipation structure, and a portion of the lead frame.Type: GrantFiled: May 11, 2018Date of Patent: April 14, 2020Assignee: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Publication number: 20200083332Abstract: A semiconductor device includes a substrate, a channel layer, a first electrode layer, a second electrode layer, and a gate structure. The substrate includes a first gallium oxide layer. The channel layer is disposed on the substrate, where the channel layer is a second gallium oxide layer. The first electrode layer and the second electrode layer are disposed on the channel layer. The gate structure is disposed on the channel layer between the first electrode layer and the second electrode layer. The gate structure is on the channel layer or the gate structure has a bottom portion extending into the channel layer.Type: ApplicationFiled: September 5, 2019Publication date: March 12, 2020Applicant: Industrial Technology Research InstituteInventors: Heng Lee, Shin-Yi Huang, Tao-Chih Chang
-
Publication number: 20200075519Abstract: A hetero-integrated structure includes a substrate, a die, a passivation layer, a first redistribution layer, a second redistribution layer, and connecting portions. The die is attached on the substrate. The die has an active surface and a non-active surface. The active surface has pads. The passivation layer covers sidewalls and a surface of the die to expose a surface of the pads. The first redistribution layer is located on the passivation layer and electrically connected to the pads. The second redistribution layer is located on the substrate and adjacent to the die. The connecting portions are connected to the first redistribution layer and the second redistribution layer.Type: ApplicationFiled: August 28, 2019Publication date: March 5, 2020Applicant: Industrial Technology Research InstituteInventors: Yu-Min Lin, Ang-Ying Lin, Sheng-Tsai Wu, Tao-Chih Chang, Wei-Chung Lo
-
Patent number: 10490478Abstract: A chip packaging includes a substrate, a first chip, a molding material, a first circuit, and a second circuit. The substrate includes a bottom surface, a first top surface disposed above the bottom surface with a first height, and a second top surface disposed above the bottom surface with a second height. The first height is smaller than the second height. The first chip is disposed on the first top surface. The molding material is disposed on the substrate and covers the first chip. The first and second circuits are disposed on the molding material, and are respectively and electrically connected to the first chip and the second top surface of the substrate. The substrate is made of copper material with huge area and has the properties of high current withstand capacity and high thermal efficiency. The second top surface protects the first chip from damage.Type: GrantFiled: July 12, 2017Date of Patent: November 26, 2019Assignee: Industrial Technology Research InstituteInventors: Yu-Min Lin, Kuo-Shu Kao, Jing-Yao Chang, Tao-Chih Chang
-
Patent number: 10490473Abstract: A chip package module includes an encapsulation layer, a chip, a substrate and a plurality of blind-hole electrodes. The encapsulation layer includes a first surface and a second surface opposite to the first surface. The chip includes a third surface and a fourth surface opposite to the third surface. A metal bump is fabricated on the third surface of the chip. The chip is embedded into the encapsulation layer from the first surface of the encapsulation layer. The metal bump is exposed from the first surface of the encapsulation layer. The substrate includes a metal layer, wherein the metal layer of the substrate is bonded to the chip through the metal bump. The plurality of blind-hole electrodes pass through the second surface of the encapsulation layer and are electrically connected to the metal layer of the substrate.Type: GrantFiled: April 17, 2018Date of Patent: November 26, 2019Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Shin-Yi Huang, Yu-Min Lin, Tao-Chih Chang
-
Publication number: 20190252345Abstract: A package structure and a method for connecting components are provided, in which the package includes a first substrate including a first wiring and at least one first contact connecting to the first wiring; a second substrate including a second wiring and at least one second contact connecting to the second wiring, the at least one first contact and the at least one second contact partially physically contacting with each other or partially chemically interface reactive contacting with each other; and at least one third contact surrounding the at least one first contact and the at least one second contact. The first substrate and the second substrate are electrically connected with each other at least through the at least one first contact and the at least one second contact.Type: ApplicationFiled: February 1, 2019Publication date: August 15, 2019Applicant: Industrial Technology Research InstituteInventors: Yu-Min Lin, Tao-Chih Chang, Wei-Chung Lo
-
Publication number: 20190237373Abstract: A chip package module includes an encapsulation layer, a chip, a substrate and a plurality of blind-hole electrodes. The encapsulation layer includes a first surface and a second surface opposite to the first surface. The chip includes a third surface and a fourth surface opposite to the third surface. A metal bump is fabricated on the third surface of the chip. The chip is embedded into the encapsulation layer from the first surface of the encapsulation layer. The metal bump is exposed from the first surface of the encapsulation layer. The substrate includes a metal layer, wherein the metal layer of the substrate is bonded to the chip through the metal bump. The plurality of blind-hole electrodes pass through the second surface of the encapsulation layer and are electrically connected to the metal layer of the substrate.Type: ApplicationFiled: April 17, 2018Publication date: August 1, 2019Inventors: Shin-Yi HUANG, Yu-Min LIN, Tao-Chih CHANG
-
Publication number: 20190206916Abstract: A chip scale package structure is provided. The chip scale package structure includes an image sensor chip and a chip. The image sensor chip includes a first redistribution layer including a conductive wire and a conductive pad formed on the conductive wire, wherein the conductive pad is exposed from the surface of the first redistribution layer. The chip includes a second redistribution layer including a conductive wire and a conductive pad formed on the conductive wire, wherein the conductive pad is exposed from the surface of the second redistribution layer. The area of the chip is smaller than that of the image sensor chip. The second redistribution layer of the chip bonds to the first redistribution layer of the image sensor chip.Type: ApplicationFiled: November 19, 2018Publication date: July 4, 2019Inventors: Yu-Min LIN, Tao-Chih CHANG
-
Publication number: 20190109064Abstract: A chip package including a lead frame, a first chip, a heat dissipation structure, and an insulating encapsulant is provided. The lead frame includes a chip pad having a first surface and a second surface opposite to the first surface and a lead connected to the chip pad. The first chip is disposed on the first surface of the chip pad and electrically connected to the lead of the lead frame and to the outside of the insulating encapsulant via the lead. The head dissipation structure is disposed on the second surface of the chip pad and includes a thermal interface material layer attached to the second surface. The insulating encapsulant encapsulates the first chip, the heat dissipation structure, and a portion of the lead frame.Type: ApplicationFiled: May 11, 2018Publication date: April 11, 2019Applicant: Industrial Technology Research InstituteInventors: Kuo-Shu Kao, Tao-Chih Chang, Wen-Chih Chen, Tai-Jyun Yu, Po-Kai Chiu, Yen-Ting Lin, Wei-Kuo Han
-
Publication number: 20180358307Abstract: An electronic package structure is provided. The electronic packaging structure includes a substrate, a conductive layer disposed on the substrate, an intermetallic compound disposed on the conductive layer, a stress buffering material disposed on the substrate and adjacent to the conductive layer, and an electronic device disposed on the conductive layer and the stress buffering material. The intermetallic compound is disposed between the electronic device and the conductive layer, between the electronic device and the stress buffering material, between the substrate and the stress buffering material, and between the conductive layer and the stress buffering material.Type: ApplicationFiled: August 22, 2018Publication date: December 13, 2018Inventors: Jing-Yao Chang, Tao-Chih Chang, Fang-Jun Leu, Wei-Kuo Han, Kuo-Shu Kao
-
Publication number: 20180261519Abstract: A semiconductor package structure is provided. The semiconductor package structure includes a semiconductor chip, a guard ring, a gel layer, and a first lead frame. The guard ring is disposed on the semiconductor chip, and the gel layer is disposed on the guard ring. The first lead frame is electrically connected to the semiconductor chip, and the gel layer is located between the guard ring and the first lead frame.Type: ApplicationFiled: May 14, 2018Publication date: September 13, 2018Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, Win-House Electronic Co., Ltd.Inventors: Jing-Yao CHANG, Tao-Chih CHANG, Kuo-Shu KAO, Fang-Jun LEU, Hsin-Han LIN, Chih-Ming TZENG, Hsiao-Ming CHANG, Chih-Ming SHEN
-
Publication number: 20180233477Abstract: An electronic package structure is provided. The electronic packaging structure includes a substrate, a conductive layer disposed on the substrate, an intermetallic compound disposed on the conductive layer, a stress buffering material and an electronic device. The stress buffering material is disposed on the substrate and adjacent to the conductive layer. The electronic device is disposed on the intermetallic compound and the stress buffering material, and the electronic device is in contact with the intermetallic compound. The stress buffering material is adjacent to the conductive layer to have the conductive layer and the stress buffering material together serving as a stress buffer, so as to enhance the effect of stress buffering, thereby preventing a wafer from cracking due to stress.Type: ApplicationFiled: April 14, 2017Publication date: August 16, 2018Inventors: Jing-Yao Chang, Tao-Chih Chang, Fang-Jun Leu, Wei-Kuo Han, Kuo-Shu Kao
-
Patent number: 10037980Abstract: A fabricating method of a semiconductor light emitting device includes disposing a plurality of non-conductive walls on a substrate. An alignment position is formed between every two adjacent non-conductive walls. A plurality of semiconductor light emitting units on a first carrier board are respectively aligned to the alignment positions. The semiconductor light emitting units are divided into a plurality of groups. The semiconductor light emitting units in one of the groups are dissociated from the first carrier board. Thus, the semiconductor light emitting units in the group fall into the corresponding alignment positions due to gravity. Each of the semiconductor light emitting units is electrically connected with the substrate through a first electrode. A conductive layer is formed on the semiconductor light emitting units. Accordingly, the semiconductor light emitting units are electrically connected together to the conductive layer through second electrodes.Type: GrantFiled: June 26, 2017Date of Patent: July 31, 2018Assignee: Industrial Technology Research InstituteInventors: Yu-Wei Huang, Tao-Chih Chang, Chih-Ming Shen
-
Publication number: 20180145236Abstract: A package structure for a light emitting device including a carrier, a plurality of package units, an interconnection structure is provided. The carrier has a carrying surface, the package units stack on the carrying surface, each of the package units has a first surface and a second surface opposite the first surface and a plurality of light emitting devices arranged in an array and embedded in the package unit. Each of the light emitting devices includes a top portion facing the carrier, a bottom portion opposite to the top portion and a first electrode on the top portion, the bottom portion of each of the plurality of light emitting devices is coplanar with the first surface of the package unit. The interconnection structure is located in the package units and includes a plurality of conductive vias passing through the corresponding package units and electrically connected between the corresponding first electrodes.Type: ApplicationFiled: December 29, 2017Publication date: May 24, 2018Applicant: Industrial Technology Research InstituteInventors: Yu-Wei Huang, Tao-Chih Chang, Chih-Ming Shen
-
Publication number: 20180019178Abstract: A chip packaging includes a substrate, a first chip, a molding material, a first circuit, and a second circuit. The substrate includes a bottom surface, a first top surface disposed above the bottom surface with a first height, and a second top surface disposed above the bottom surface with a second height. The first height is smaller than the second height. The first chip is disposed on the first top surface. The molding material is disposed on the substrate and covers the first chip. The first and second circuits are disposed on the molding material, and are respectively and electrically connected to the first chip and the second top surface of the substrate. The substrate is made of copper material with huge area and has the properties of high current withstand capacity and high thermal efficiency. The second top surface protects the first chip from damage.Type: ApplicationFiled: July 12, 2017Publication date: January 18, 2018Applicant: Industrial Technology Research InstituteInventors: Yu-Min Lin, Kuo-Shu Kao, Jing-Yao Chang, Tao-Chih Chang
-
Publication number: 20170294421Abstract: A fabricating method of a semiconductor light emitting device includes disposing a plurality of non-conductive walls on a substrate. An alignment position is formed between every two adjacent non-conductive walls. A plurality of semiconductor light emitting units on a first carrier board are respectively aligned to the alignment positions. The semiconductor light emitting units are divided into a plurality of groups. The semiconductor light emitting units in one of the groups are dissociated from the first carrier board. Thus, the semiconductor light emitting units in the group fall into the corresponding alignment positions due to gravity. Each of the semiconductor light emitting units is electrically connected with the substrate through a first electrode. A conductive layer is formed on the semiconductor light emitting units. Accordingly, the semiconductor light emitting units are electrically connected together to the conductive layer through second electrodes.Type: ApplicationFiled: June 26, 2017Publication date: October 12, 2017Applicant: Industrial Technology Research InstituteInventors: Yu-Wei Huang, Tao-Chih Chang, Chih-Ming Shen
-
Patent number: 9721931Abstract: A semiconductor light emitting device including a substrate, a plurality of semiconductor light emitting units and a plurality of non-conductive walls is provided. The semiconductor light emitting device is disposed on the substrate in an array. Each of the semiconductor light emitting units has a first electrode and a second electrode opposite to the first electrode. Each of the semiconductor light emitting units is electrically connected to the substrate through the first electrode, and the semiconductor light emitting units are electrically connected together to a conducting layer through the second electrodes. The semiconductor light emitting units have different emission colors. The non-conductive walls are disposed between adjacent semiconductor light emitting units, to separate the semiconductor light emitting units. A fabricating method of semiconductor light emitting device is also provided.Type: GrantFiled: November 24, 2015Date of Patent: August 1, 2017Assignee: Industrial Technology Research InstituteInventors: Yu-Wei Huang, Tao-Chih Chang, Chih-Ming Shen
-
Patent number: 9706656Abstract: A signal transmission board includes a substrate, a conductive via, a cavity and a connecting hole. The substrate has a first external surface and a second external surface. The conductive via penetrating through the substrate has a first end and a second end. The first end is disposed on the first external surface, and the second end is disposed on the second external surface. The cavity is disposed in the substrate and penetrated by the conductive via. The connecting hole disposed on the substrate has a third end and a fourth end. The third end is disposed on the first external surface, and the fourth end communicates with the cavity.Type: GrantFiled: November 24, 2015Date of Patent: July 11, 2017Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chien-Min Hsu, Shih-Hsien Wu, Jing-Yao Chang, Tao-Chih Chang, Ren-Shin Cheng, Min-Lin Lee
-
Patent number: 9647029Abstract: In an embodiment, a light emitting device comprises a light emitting diode chip and a spherical extending electrode. The light emitting diode chip includes a semiconductor epitaxial structure, a first electrode and a second electrode. The first electrode and the second electrode are disposed on two opposite sides of the semiconductor epitaxial structure, respectively. The first electrode is disposed between the semiconductor epitaxial structure and the spherical extending electrode, and the spherical extending electrode is electrically connected to the semiconductor epitaxial structure electrically through the first electrode. The volume of the spherical extending electrode is greater than that of the light emitting diode chip.Type: GrantFiled: December 28, 2015Date of Patent: May 9, 2017Assignee: Industrial Technology Research InstituteInventors: Wei-Chung Lo, Yu-Wei Huang, Tao-Chih Chang, Chih-Ming Shen