Patents by Inventor Tao Chu
Tao Chu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137484Abstract: Provided in the embodiments of the present disclosure are a display panel, a display apparatus and a driving method therefor, and an image rendering method.Type: ApplicationFiled: August 27, 2021Publication date: April 25, 2024Inventors: Tieshi WANG, Kuanjun PENG, Xue DONG, Chunmiao ZHOU, Tao HONG, Hui ZHANG, Xin DUAN, Minglei CHU, Xiaochuan CHEN, Guangcai YUAN, Jing YU
-
Patent number: 11954415Abstract: An early warning method for safety production risk of tailings pond based on risk ranking is provided. The early warning method includes: monitoring and collecting internal basic data of a tailings pond in real-time, and performing a basic monitoring and a basic early warning; collecting geographical location data, meteorological data, and historical geological disaster data of an area where the tailings pond is located; performing risk ranking on a safety production risk of the tailings pond, thereby obtaining a risk level of the tailings pond; and collecting case data of global tailings pond accidents and hazard degree data thereof, acquiring accident solution strategies for the global tailings pond accidents, performing management and monitoring on the tailings pond, setting parameters in a process of the basic monitoring, and performing a ranked early warning on the safety production risk of the tailings pond based on the risk level.Type: GrantFiled: November 9, 2023Date of Patent: April 9, 2024Assignees: China Academy of Safety Science and Technology, Jiangxi Emergency Management Science Research InstituteInventors: Youliang Chen, Haigang Li, Shigen Fu, Yanyu Chu, Qing Wang, Shouyin Wang, Zhentao Li, Yi Liu, Xiangliang Tian, Tao Chen, Jia Li, Xiaolong Zheng, Pangfeng Guo, Shuang Chen
-
Publication number: 20240113118Abstract: Integrated circuit dies, apparatuses, systems, and techniques, are described herein related to low and ultra-low threshold voltage transistor cells. A first transistor cell includes separate semiconductor bodies contacted by separate gate electrodes having a dielectric material therebetween. A second transistor cell includes separate semiconductor bodies contacted by a shared gate electrode that couples to both semiconductor bodies. Transistors of the second transistor cell may be operated at a lower threshold voltage than those of the first transistor cell due to increased strain on the semiconductor bodies from the shared gate electrode.Type: ApplicationFiled: September 29, 2022Publication date: April 4, 2024Applicant: Intel CorporationInventors: Tao Chu, Minwoo Jang, Yanbin Luo, Paul A. Packan
-
Publication number: 20240105770Abstract: Embodiments disclosed herein include transistors and methods of forming transistors. In an embodiment, a transistor comprises a source, a drain, and a pair of spacers between the source and the drain. In an embodiment, a semiconductor channel is between the source and the drain, where the semiconductor channel passes through the pair of spacers. In an embodiment, the semiconductor channel has a first thickness within the pair of spacers and a second thickness between the pair of spacers, where the second thickness is less than the first thickness. In an embodiment, the transistor further comprises a gate stack over the semiconductor channel between the pair of spacers.Type: ApplicationFiled: September 27, 2022Publication date: March 28, 2024Inventors: Tao CHU, Guowei XU, Chia-Ching LIN, Minwoo JANG, Feng ZHANG, Ting-Hsiang HUNG
-
Publication number: 20240105718Abstract: Methods for fabricating an integrated circuit (IC) device with a protection liner between doped semiconductor regions are provided. An example IC device includes a channel material having a first face and a second face opposite the first face, a first doped region and a second doped region in the channel material, extending from the second face towards the first face by a first distance; and an insulator structure in a portion of the channel material between the first and second doped regions, the insulator structure extending from the second face towards the first face by a second distance greater than the first distance. The insulator structure includes a first portion between the second face and the first distance and a second portion between first distance and the second distance. The insulator structure includes a liner material on sidewalls of the first portion but absent on sidewalls of the second portion.Type: ApplicationFiled: September 22, 2022Publication date: March 28, 2024Applicant: Intel CorporationInventors: Tao Chu, Guowei Xu, Minwoo Jang, Yanbin Luo, Feng Zhang, Ting-Hsiang Hung, Chia-Ching Lin
-
Publication number: 20240097242Abstract: A functional layer for a moisture electric generating battery cell wherein the functional layer includes graphene oxide having a ratio of C?O bonds to C—C bonds of more than 1:9. The functional layer include treated graphene oxide having an interlayer spacing that is greater than the interlayer spacing of graphene oxide from which the treated graphene oxide is prepared. The functional layer consists of graphene oxide and a polymer binder that is selected to bond with an electrically conductive substrate. The polymer binder may be one or more of: PVA, PVB, PMMA or PVP. The graphene oxide and polymer binder are treated with acid such as HCl, H2SO4 or HNO3. The electrically conductive substrate forming an electrode may be mounted onto a further substrate, for use as a moist-electric generation (MEG) in an electronic device. The electronic device is configured to have a surface positioned in contact with the skin of a subject when in use.Type: ApplicationFiled: January 25, 2022Publication date: March 21, 2024Inventors: Dewei CHU, Tao WAN
-
Publication number: 20240088265Abstract: Techniques are provided herein to form semiconductor devices having epitaxial growth laterally extending between inner spacer structures to mitigate issues caused by the inner spacer structures either being too thick or too thin. A directional etch is performed along the side of a multilayer fin to create a relatively narrow opening for a source or drain region to increase the usable fin space for forming the inner spacer structures. After the inner spacer structures are formed around ends of the semiconductor layers within the fin, the exposed ends of the semiconductor layers are laterally recessed inwards from the outermost sidewalls of the inner spacer structures. Accordingly, the epitaxial source or drain region is grown from the recessed semiconductor ends and thus fills in the recessed regions between the spacer structures.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Applicant: Intel CorporationInventors: Tao Chu, Guowei Xu, Feng Zhang, Ting-Hsiang Hung, Chia-Ching Lin
-
Publication number: 20240086589Abstract: An early warning method for safety production risk of tailings pond based on risk ranking is provided. The early warning method includes: monitoring and collecting internal basic data of a tailings pond in real-time, and performing a basic monitoring and a basic early warning; collecting geographical location data, meteorological data, and historical geological disaster data of an area where the tailings pond is located; performing risk ranking on a safety production risk of the tailings pond, thereby obtaining a risk level of the tailings pond; and collecting case data of global tailings pond accidents and hazard degree data thereof, acquiring accident solution strategies for the global tailings pond accidents, performing management and monitoring on the tailings pond, setting parameters in a process of the basic monitoring, and performing a ranked early warning on the safety production risk of the tailings pond based on the risk level.Type: ApplicationFiled: November 9, 2023Publication date: March 14, 2024Inventors: Youliang Chen, Haigang Li, Shigen Fu, Yanyu Chu, Qing Wang, Shouyin Wang, Zhentao Li, Yi Liu, Xiangliang Tian, Tao Chen, Jia Li, Xiaolong Zheng, Pangfeng Guo, Shuang Chen
-
Publication number: 20240088292Abstract: Fin trim plug structures with metal for imparting channel stress are described. In an example, an integrated circuit structure includes a fin including silicon, the fin having a top and sidewalls, wherein the top has a longest dimension along a direction. A first isolation structure is over a first end of the fin. A gate structure including a gate electrode is over the top of and laterally adjacent to the sidewalls of a region of the fin. The gate structure is spaced apart from the first isolation structure along the direction. A second isolation structure is over a second end of the fin, the second end opposite the first end, the second isolation structure spaced apart from the gate structure along the direction. The first isolation structure and the second isolation structure both include a dielectric material laterally surrounding an isolated metal structure.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Inventors: Tao CHU, Feng ZHANG, Minwoo JANG, Yanbin LUO, Chia-Ching LIN, Ting-Hsiang HUNG
-
Publication number: 20240088217Abstract: Techniques are provided herein to form semiconductor devices that include a layer across an upper surface of a dielectric fill between devices and configured to prevent or otherwise reduce recessing of the dielectric fill. In this manner, the layer may be referred to as a barrier layer or recess-inhibiting layer. The semiconductor regions of the devices extend above a subfin region that may be native to the substrate. These subfin regions are separated from one another using a dielectric fill that acts as a shallow trench isolation (STI) structure to electrically isolate devices from one another. A barrier layer is formed over the dielectric fill early in the fabrication process to prevent or otherwise reduce the dielectric fill from recessing during subsequent processing. The layer may include oxygen and a metal, such as aluminum.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Applicant: Intel CorporationInventors: Tao Chu, Minwoo Jang, Chia-Ching Lin, Yanbin Luo, Ting-Hsiang Hung, Feng Zhang, Guowei Xu
-
Patent number: 11901433Abstract: A device includes a first III-V compound layer, a second III-V compound layer, a dielectric layer, a contact, a metal-containing layer, and a metal contact. The second III-V compound layer is over the first III-V compound layer. The dielectric layer is over the second III-V compound layer. The contact extends through the dielectric layer to the second III-V compound layer. The contact is in contact with a top surface of the dielectric layer and an inner sidewall of the dielectric layer. The metal-containing layer is over and in contact with the contact, and a portion of the metal-containing layer is directly above the dielectric layer. The metal contact is over and in contact with the metal-containing layer.Type: GrantFiled: August 24, 2021Date of Patent: February 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jheng-Sheng You, Hsin-Chih Lin, Kun-Ming Huang, Lieh-Chuan Chen, Po-Tao Chu, Shen-Ping Wang, Chien-Li Kuo
-
Publication number: 20230317594Abstract: Embodiments disclosed herein include a semiconductor device. In an embodiment, the semiconductor device comprises a substrate and a transistor over the substrate. In an embodiment, the transistor comprises a source, a gate, and a drain. In an embodiment, the semiconductor device further comprises a first metal layer above the transistor, where the first metal layer comprises, a source metal coupled to the source, a drain metal coupled to the drain, and a gate metal coupled to the gate. In an embodiment, the source metal, the drain metal, and the gate metal are parallel conductive lines. In an embodiment, a backside via passes through the substrate, and a contact metal in the first metal layer is coupled to the backside via. In an embodiment, the contact metal is oriented orthogonal to the source metal.Type: ApplicationFiled: March 31, 2022Publication date: October 5, 2023Inventors: Tao CHU, Minwoo JANG, Aurelia WANG, Conor P. PULS, Lin HU, Jaladhi MEHTA, Brian GREENE, Chung-Hsun LIN, Walid M. HAFEZ, Paul PACKAN
-
Publication number: 20230307449Abstract: An integrated circuit includes a first source region, a first drain region, a first fin having (i) a first upper region laterally between the first source region and the first drain region and (ii) a first lower region below the first upper region, and a first gate structure on at least top and side surfaces of the first upper region. The integrated circuit further includes a second source region, a second drain region, a second fin having (i) a second upper region laterally between the second source region and the second drain region and (ii) a second lower region below the second upper region, and a second gate structure on at least top and side surfaces of the second upper region. In an example, a first vertical height of the first lower region is different from a second vertical height of the second lower region by at least 2 nanometers (nm).Type: ApplicationFiled: March 25, 2022Publication date: September 28, 2023Applicant: Intel CorporationInventors: Tao Chu, Minwoo Jang, Aurelia Chi Wang, Conor Puls, Brian Greene, Tofizur Rahman, Lin Hu, Jaladhi Mehta, Chung-Hsun Lin, Walid Hafez
-
Publication number: 20230005852Abstract: An integrated circuit (IC) comprising an enhanced passivation scheme for pad openings and trenches is provided. In some embodiments, an interlayer dielectric (ILD) layer covers a substrate and at least partially defines a trench. The trench extends through the ILD layer from a top of the ILD layer to the substrate. A conductive pad overlies the ILD layer. A first passivation layer overlies the ILD layer and the conductive pad, and further defines a pad opening overlying the conductive pad. A second passivation layer overlies the ILD layer, the conductive pad, and the first passivation layer, and further lines sidewalls of the first passivation layer in the pad opening and sidewalls of the ILD layer in the trench. Further, the second passivation layer has a low permeability for moisture or vapor relative to the ILD layer.Type: ApplicationFiled: September 8, 2022Publication date: January 5, 2023Inventors: Ming-Hong Chang, Chun-Yi Yang, Kun-Ming Huang, Po-Tao Chu, Shen-Ping Wang, Chien-Li Kuo
-
Patent number: 11500074Abstract: Embodiments of the disclosure provide receivers for a light detection and ranging (LiDAR) scanner. The receiver includes a photodetector configured to receive a laser beam, and convert the received laser beam to an electrical signal including a plurality of pulses. The receiver also includes an amplifier configured to amplify the electrical signal. The receiver further includes a pulse equalizer configured to sharpen the plurality of pulses in the amplified electrical signal. Each pulse is sharpened to have a narrower width and an increased amplitude.Type: GrantFiled: December 14, 2018Date of Patent: November 15, 2022Assignee: BEIJING VOYAGER TECHNOLOGY CO., LTD.Inventors: Yue Lu, Zhenghan Zhu, Tao Chu, John Wu
-
Patent number: 11486984Abstract: A method for operating a LiDAR system in an automobile that can include sending light pulses toward an object; receiving analog sensor data from an optical sensor measuring the light pulses reflected off the object; digitizing the analog sensor data using an analog to digital conversion system having a first sampling rate to generate a first set of processed sensor data and using a time to digital conversion system having a second sampling rate that is greater than the first sampling rate to generate a second set of processed sensor data; selecting the first set of processed sensor data when the analog sensor data is beneath a threshold signal to noise ratio; selecting the second set of processed sensor data when the analog sensor data exceeds the threshold signal to noise ratio; and calculating a range between the LiDAR system and the object by extracting time of flight data from the selected set of processed sensor data.Type: GrantFiled: December 26, 2018Date of Patent: November 1, 2022Assignee: BEIJING VOYAGER TECHNOLOGY CO., LTD.Inventors: Yue Lu, Tao Chu
-
Publication number: 20220336631Abstract: A device includes a first III-V compound layer, a second III-V compound layer, source and drain structures, a gate structure, and a gate field plate. The second III-V compound layer is over the first III-V compound layer. The source and drain structures are over the second III-V compound layer and spaced apart from each other. The gate structure is over the second III-V compound layer and between the source and drain structures. The gate field plate is over the second III-V compound. From a top view the gate field plate forms a strip pattern interposing a stripe pattern of the gate structure and a stripe pattern of the drain structure.Type: ApplicationFiled: July 5, 2022Publication date: October 20, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jheng-Sheng YOU, Hsin-Chih LIN, Kun-Ming HUANG, Lieh-Chuan CHEN, Po-Tao CHU, Shen-Ping WANG, Chien-Li KUO
-
Patent number: 11444046Abstract: An integrated circuit (IC) comprising an enhanced passivation scheme for pad openings and trenches is provided. In some embodiments, an interlayer dielectric (ILD) layer covers a substrate and at least partially defines a trench. The trench extends through the ILD layer from a top of the ILD layer to the substrate. A conductive pad overlies the ILD layer. A first passivation layer overlies the ILD layer and the conductive pad, and further defines a pad opening overlying the conductive pad. A second passivation layer overlies the ILD layer, the conductive pad, and the first passivation layer, and further lines sidewalls of the first passivation layer in the pad opening and sidewalls of the ILD layer in the trench. Further, the second passivation layer has a low permeability for moisture or vapor relative to the ILD layer.Type: GrantFiled: August 27, 2020Date of Patent: September 13, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Hong Chang, Chun-Yi Yang, Kun-Ming Huang, Po-Tao Chu, Shen-Ping Wang, Chien-Li Kuo
-
Patent number: 11404415Abstract: The present disclosure relates to semiconductor structures and, more particularly, to stacked gate transistors and methods of manufacture. The structure includes a stacked gate structure having a plurality of transistors with at least one floating node and at least one node to either ground or a supply voltage, and a contact to either of the ground or supply voltage and the at least one floating node being devoid of any contact.Type: GrantFiled: July 5, 2019Date of Patent: August 2, 2022Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Wenjun Li, Brian J. Greene, Tao Chu, Bingwu Liu
-
Patent number: 11374107Abstract: A high electron mobility transistor (HEMT) includes a first III-V compound layer, a second III-V compound layer over the first III-V compound layer, source and drain structures over the second III-V compound layer and spaced apart from each other, a gate structure over the second III-V compound layer and between the source and drain structures, a gate field plate over the second III-V compound layer and between the gate structure and the drain structure, and an etch stop layer over the drain structure and spaced apart from the gate field plate.Type: GrantFiled: June 15, 2020Date of Patent: June 28, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jheng-Sheng You, Hsin-Chih Lin, Kun-Ming Huang, Lieh-Chuan Chen, Po-Tao Chu, Shen-Ping Wang, Chien-Li Kuo