Patents by Inventor Teng-Hao Yeh

Teng-Hao Yeh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12156402
    Abstract: A 3D AND flash memory device includes a gate stack structure, a channel pillar, a source pillar, a charge storage structure, a first transistor and a second transistor. The gate stack structure is located on a dielectric substrate, wherein the gate stack structure includes a plurality of gate layers and a plurality of insulating layers alternately stacked. The channel pillar extends through the gate stack structure. The source pillar and the drain pillar are disposed in the channel pillar and electrically connected to the channel pillar. The charge storage structure is located between the plurality of gate layers and the channel pillar. The first transistor is located above the gate stack structure and electrically connected to the drain pillar. The second transistor is located above the gate stack structure and electrically connected to the source pillar.
    Type: Grant
    Filed: April 14, 2022
    Date of Patent: November 26, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Chih-Wei Hu, Teng Hao Yeh
  • Publication number: 20240386976
    Abstract: An array of memory cells includes a resistive component disposed in thermal communication with a group of memory cells in the array of memory cells. A capacitor and a circuit to cause discharge of the capacitor via the resistive component induces thermal anneal of the group of memory cells. A charge pump and a circuit to enable the charge pump to precharge the capacitor can be used. The charge pump, the capacitor and the array of memory cells can be disposed on a single integrated circuit. The group of memory cells can be arranged in a 3D stack having multiple levels, and the resistive component can be “snaked” through the stack. The thermal anneal can be executing in timing coordination with erase operations in flash memory.
    Type: Application
    Filed: May 18, 2023
    Publication date: November 21, 2024
    Applicant: MACRONIX INTERNATIONAL CO., LTD.
    Inventors: Hang-Ting LUE, Teng-Hao YEH, Wei-Chen CHEN
  • Publication number: 20240379136
    Abstract: A memory device, such as a three-dimensional AND or NOR flash memory, includes a first chip and a second chip. The first chip has multiple source line switches, multiple bit line switches, multiple page buffers, and multiple sensing amplifiers. The first chip has multiple first pads. The second chip has multiple memory cells to form multiple memory cell blocks. Multiple second pads are on a first surface of the second chip to be respectively coupled to multiple local bit lines and multiple local source lines of the memory cell blocks. Each of the first pads is coupled to the corresponding second pads.
    Type: Application
    Filed: May 9, 2023
    Publication date: November 14, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Teng-Hao Yeh, Hang-Ting Lue, Chih-Wei Hu
  • Patent number: 12131772
    Abstract: A three dimension memory device, such as an AND-type memory, includes a memory cell tile, multiple source line switches, multiple first bit line switches to fourth bit line switches. The memory cell tile is divided into a first and a second memory cell sub-tiles. The first bit line switches are respectively coupled to multiple first bit lines of a first part of the first memory cell sub-tile. The second bit line switches are respectively coupled to multiple second bit lines of a second part of the first memory cell sub-tile. The third bit line switches are respectively coupled to multiple third bit lines of a first part of the second memory cell sub-tile. The fourth bit line switches are respectively coupled to multiple fourth bit lines of a second part of the second memory cell sub-tile.
    Type: Grant
    Filed: May 23, 2022
    Date of Patent: October 29, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Teng-Hao Yeh, Hang-Ting Lue, Shang-Chi Yang, Fu-Nian Liang, Ken-Hui Chen, Chun-Hsiung Hung
  • Patent number: 12094518
    Abstract: A memory device, such as three dimension AND Flash memory, including a plurality of word line decoding circuit areas, a plurality of common power rails and a plurality of power drivers is provided. The word line decoding circuit areas are arranged in an array, and form a plurality of isolation areas, wherein each of the isolation areas is disposed between two adjacent word line decoding circuit areas. Each of the common power rails is disposed along the isolation areas. The power drivers respectively correspond to the word line decoding circuit areas. Each of the power drivers is disposed between each of the power driving circuit areas and each of the corresponding isolation areas, wherein each of the power drivers is configured to provide a common power to the word line decoding circuit areas.
    Type: Grant
    Filed: November 17, 2022
    Date of Patent: September 17, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Teng-Hao Yeh, Hang-Ting Lue, Chih-Wei Hu
  • Patent number: 12073883
    Abstract: A ternary content addressable memory, disposed in a stacked memory device, includes a first memory cell string and a second memory cell string. The first memory cell string is coupled between a matching line and a first source line and receives multiple first word line signals. The first memory cell string has a first memory cell string selection switch controlled by a first search signal. The second memory cell string is coupled between the matching line and a second source line and receives multiple second word line signals. The second memory cell string has a second memory cell string selection switch controlled by a second search signal.
    Type: Grant
    Filed: May 11, 2022
    Date of Patent: August 27, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Hang-Ting Lue, Teng-Hao Yeh, Chih-Chang Hsieh
  • Publication number: 20240282386
    Abstract: A memory device, such as a three-dimensional AND or NOR flash memory includes a memory cell block, multiple first bit line switches, multiple second bit line switches, a first switch, and a second switch. The memory cell block is divided into a first sub memory cell block and a second sub memory cell block. The first bit line switches are respectively coupled to multiple first local bit lines and commonly coupled to a first sub global bit line. The second bit line switches are respectively coupled to multiple second local bit lines and commonly coupled to a second sub global bit line. The first switch is coupled between the first sub global bit line and a global bit line and controlled by a first control signal. The second switch is coupled between the second sub global bit line and the global bit line and controlled by a second control signal.
    Type: Application
    Filed: February 22, 2023
    Publication date: August 22, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Chih-Wei Hu, Teng-Hao Yeh
  • Patent number: 12052869
    Abstract: A three-dimensional AND flash memory device includes a stack structure, isolators, channel pillars, source pillars and drain pillars, and charge storage structures. The stack structure is located on a dielectric substrate and includes gate layers and insulating layers alternately stacked with each other. The isolators divide the stack structure into sub-blocks and include walls and slits. The walls include isolation layers and the insulating layers stacked alternately with each other, and the isolation layers are buried in the gate layers. The slits alternate with the walls, and each of the slits extends through the stack structure. The channel pillars extend through the stack structure in each of the sub-blocks. The source pillars and the drain pillars are located in the channel pillars. The charge storage structures are located between the gate layers and the channel pillar.
    Type: Grant
    Filed: September 15, 2021
    Date of Patent: July 30, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Chih-Wei Hu, Teng-Hao Yeh, Hang-Ting Lue
  • Publication number: 20240234339
    Abstract: The present disclosure provides a 3D memory device such as a 3D AND flash memory and a method of forming a seal structure. The 3D memory device includes a chip region including a chip array and a seal region including a seal structure. The seal structure includes a ring-shaped stack structure disposed on a substrate and surrounding the chip array and a dummy channel pillar array penetrating through the ring-shaped stack structure and including a first dummy channel pillar group and a second dummy channel pillar group. The first dummy channel pillar group includes first dummy pillars that are arranged in a first direction and a second direction crossing the first direction to surround the chip array. The second dummy channel pillar group includes second dummy pillars that are arranged in the first direction and the second direction to surround the chip array. The first and the second dummy channel pillars are staggered with each other in the first and second directions.
    Type: Application
    Filed: October 25, 2022
    Publication date: July 11, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Cheng-Yu Lee, Teng-Hao Yeh
  • Publication number: 20240221855
    Abstract: A memory device and a test method thereof are provided. The memory device (e.g., a 3D stack AND type flash memory) includes a memory cell array, a first global bit line, a second global bit line, and a switch component. The memory cell array is divided into a first memory cell group and a second memory cell group. The first memory cell group has a plurality of first local bit lines and a plurality of first local source lines, and the second memory cell group has a plurality of second local bit lines and a plurality of second local source lines. The switch component is configured to couple the first local source lines to a common source line or couple the second local source lines to the common source line during a plurality of different test modes.
    Type: Application
    Filed: January 4, 2023
    Publication date: July 4, 2024
    Applicant: MACRONIX International Co, Ltd.
    Inventors: Chih-Wei Hu, Teng Hao Yeh, Hang-Ting Lue
  • Publication number: 20240170046
    Abstract: A memory device, such as three dimension AND Flash memory, including a plurality of word line decoding circuit areas, a plurality of common power rails and a plurality of power drivers is provided. The word line decoding circuit areas are arranged in an array, and form a plurality of isolation areas, wherein each of the isolation areas is disposed between two adjacent word line decoding circuit areas. Each of the common power rails is disposed along the isolation areas. The power drivers respectively correspond to the word line decoding circuit areas. Each of the power drivers is disposed between each of the power driving circuit areas and each of the corresponding isolation areas, wherein each of the power drivers is configured to provide a common power to the word line decoding circuit areas.
    Type: Application
    Filed: November 17, 2022
    Publication date: May 23, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Teng-Hao Yeh, Hang-Ting Lue, Chih-Wei Hu
  • Publication number: 20240170076
    Abstract: A memory device, such as a 3D AND flash memory, includes a memory cell block, a word line driver, and a plurality of bit line switches. The word line driver has a plurality of complementary transistor pairs for respectively generating a plurality of word line signals for a plurality of word lines. Substrates of a first transistor and a second transistor of each of the complementary transistor pairs respectively receive a first voltage and a second voltage. Each of the bit line switches includes a third transistor. A substrate of the third transistor receives a third voltage. The first voltage, the second voltage, and the third voltage are constant static voltages during a soft program operation and a soft program verify operation.
    Type: Application
    Filed: November 17, 2022
    Publication date: May 23, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Teng-Hao Yeh, Hang-Ting Lue, Tzu-Hsuan Hsu, Chen-Huan Chen, Ken-Hui Chen
  • Patent number: 11985822
    Abstract: A memory device is provided. The memory device includes a stacked structure, a tubular element, a conductive pillar and memory cells. The tubular element includes a dummy channel layer and penetrates the stacked structure. The conductive pillar is enclosed by the tubular element and extending beyond a bottom surface of the dummy channel layer. The memory cells are in the stacked structure and electrically connected to the conductive pillar.
    Type: Grant
    Filed: September 2, 2020
    Date of Patent: May 14, 2024
    Assignee: MACRONIX INTERNATIONAL CO., LTD.
    Inventors: Teng-Hao Yeh, Chih-Wei Hu, Hang-Ting Lue, Guan-Ru Lee
  • Publication number: 20240136305
    Abstract: The present disclosure provides a 3D memory device such as a 3D AND flash memory and a method of forming a seal structure. The 3D memory device includes a chip region including a chip array and a seal region including a seal structure. The seal structure includes a ring-shaped stack structure disposed on a substrate and surrounding the chip array and a dummy channel pillar array penetrating through the ring-shaped stack structure and including a first dummy channel pillar group and a second dummy channel pillar group. The first dummy channel pillar group includes first dummy pillars that are arranged in a first direction and a second direction crossing the first direction to surround the chip array. The second dummy channel pillar group includes second dummy pillars that are arranged in the first direction and the second direction to surround the chip array. The first and the second dummy channel pillars are staggered with each other in the first and second directions.
    Type: Application
    Filed: October 24, 2022
    Publication date: April 25, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Cheng-Yu Lee, Teng-Hao Yeh
  • Publication number: 20240121954
    Abstract: A memory device includes a first stack structure including first gate layers and first insulating layers alternately stacked with each other. A first channel pillar extends through the first stack structure. A second stack structure is located on the first stack structure and includes second gate layers and second insulating layers alternately stacked with each other. A second channel pillar extends through the second stack structure and is separated from the first channel pillar. A first conductive pillar and a second conductive pillar are located in and electrically connecting with the first channel pillar and the second channel pillar. A charge storage structure is located between the first gate layers and the first channel pillar, and between the second gate layers and the second channel pillar. The memory device may be applied to a 3D AND flash memory.
    Type: Application
    Filed: October 11, 2022
    Publication date: April 11, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Chih-Wei Hu, Teng-Hao Yeh
  • Patent number: 11894065
    Abstract: A three-dimensional memory device, such as 3D AND Flash memory device, includes a first page buffer, a second page buffer, a sense amplifier, a first path selector, and a second path selector. The first page buffer and the second page buffer are respectively configured to temporarily store a first write-in data and a second write-in data. The first path selector couples the sense amplifier or the first page buffer to a first global bit line according to a first control signal. The second path selector couples the sense amplifier or the second page buffer to a second global bit line according to a second control signal.
    Type: Grant
    Filed: January 5, 2022
    Date of Patent: February 6, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Teng-Hao Yeh, Hang-Ting Lue, Tzu-Hsuan Hsu
  • Publication number: 20240028211
    Abstract: A memory device for CIM, applicable to a 3D AND-type flash memory, includes a memory array, input word line pairs, and a signal processing circuit. The memory array includes first and second pairs of memory cells. Each first pair of memory cells includes a first memory cell set coupled to a first GBL and a second memory cell set coupled to a second GBL. Each second pair of memory cells includes a third memory cell set coupled to the first GBL and a fourth memory cell set coupled to the second GBL. Each input word line pair includes a first input word line coupled to the first and the second memory cell sets, and a second input word line coupled to the third and the fourth memory cell sets s. The signal processing circuit is coupled to the first and second global bit lines.
    Type: Application
    Filed: January 31, 2023
    Publication date: January 25, 2024
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Hang-Ting Lue, Tzu-Hsuan Hsu, Teng-Hao Yeh, Chih-Chang Hsieh, Chun-Hsiung Hung, Yung-Chun LI
  • Patent number: 11875854
    Abstract: A memory device and a word line driver thereof are provided. The word line driver includes a first word line signal generator, a second word line signal generator, a first voltage generator, and a second voltage generator. The first word line signal generator selects one of a first voltage and a second voltage to generate a first word line signal according a control signal. The second word line signal generator selects one of a third voltage and a fourth voltage to generate a second word line signal according the control signal. The first voltage generator provides the second voltage, and the second voltage generator provides the fourth voltage, where the first voltage generator is independent to the second voltage generator.
    Type: Grant
    Filed: March 31, 2022
    Date of Patent: January 16, 2024
    Assignee: MACRONIX International Co., Ltd.
    Inventors: Teng Hao Yeh, Wu-Chin Peng, Chih-Ming Lin, Hang-Ting Lue
  • Publication number: 20230413552
    Abstract: A three-dimensional flash memory device may be a AND flash memory device. The three-dimensional flash memory device includes: a substrate, a gate stack structure, a plurality of slit structures, a plurality of memory arrays, and a plurality of conductive pillars. The gate stack structure is located above the substrate. The plurality of slit structures extend through the gate stack structure and divide the gate stack structure into a plurality of blocks. The plurality of memory arrays are disposed in the gate stack structure of the plurality of blocks. The plurality of conductive pillars extends through the gate stack structure in the plurality of blocks, and disposed between the plurality of memory arrays and between the plurality of slit structures.
    Type: Application
    Filed: June 21, 2022
    Publication date: December 21, 2023
    Applicant: MACRONIX International Co., Ltd.
    Inventors: Hang-Ting Lue, Teng Hao Yeh, Cheng-Yu Lee, Wei-Chen Chen
  • Patent number: 11844221
    Abstract: A 3D flash memory device such as a 3D AND flash memory device is provided. The 3D flash memory device includes a substrate, a conductive layer, a 3D flash memory array, and through-array vias (TAVs). The substrate includes a memory cell region and a passive device region. The conductive layer is formed on the substrate, and the conductive layer includes: a first circuit disposed at the memory cell region and a second circuit of a passive device disposed at the passive device region. The 3D flash memory array is formed on the first circuit of the memory cell region. The TAVs are respectively formed on the second circuit of the passive device disposed at the passive device region and connected to at least one end of the second circuit.
    Type: Grant
    Filed: August 23, 2021
    Date of Patent: December 12, 2023
    Assignee: MACRONIX INTERNATIONAL CO., LTD.
    Inventors: Li-Yen Liang, Teng-Hao Yeh