Patents by Inventor Teng-Hao Yeh
Teng-Hao Yeh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240121954Abstract: A memory device includes a first stack structure including first gate layers and first insulating layers alternately stacked with each other. A first channel pillar extends through the first stack structure. A second stack structure is located on the first stack structure and includes second gate layers and second insulating layers alternately stacked with each other. A second channel pillar extends through the second stack structure and is separated from the first channel pillar. A first conductive pillar and a second conductive pillar are located in and electrically connecting with the first channel pillar and the second channel pillar. A charge storage structure is located between the first gate layers and the first channel pillar, and between the second gate layers and the second channel pillar. The memory device may be applied to a 3D AND flash memory.Type: ApplicationFiled: October 11, 2022Publication date: April 11, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Chih-Wei Hu, Teng-Hao Yeh
-
Patent number: 11894065Abstract: A three-dimensional memory device, such as 3D AND Flash memory device, includes a first page buffer, a second page buffer, a sense amplifier, a first path selector, and a second path selector. The first page buffer and the second page buffer are respectively configured to temporarily store a first write-in data and a second write-in data. The first path selector couples the sense amplifier or the first page buffer to a first global bit line according to a first control signal. The second path selector couples the sense amplifier or the second page buffer to a second global bit line according to a second control signal.Type: GrantFiled: January 5, 2022Date of Patent: February 6, 2024Assignee: MACRONIX International Co., Ltd.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Tzu-Hsuan Hsu
-
Publication number: 20240028211Abstract: A memory device for CIM, applicable to a 3D AND-type flash memory, includes a memory array, input word line pairs, and a signal processing circuit. The memory array includes first and second pairs of memory cells. Each first pair of memory cells includes a first memory cell set coupled to a first GBL and a second memory cell set coupled to a second GBL. Each second pair of memory cells includes a third memory cell set coupled to the first GBL and a fourth memory cell set coupled to the second GBL. Each input word line pair includes a first input word line coupled to the first and the second memory cell sets, and a second input word line coupled to the third and the fourth memory cell sets s. The signal processing circuit is coupled to the first and second global bit lines.Type: ApplicationFiled: January 31, 2023Publication date: January 25, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Hang-Ting Lue, Tzu-Hsuan Hsu, Teng-Hao Yeh, Chih-Chang Hsieh, Chun-Hsiung Hung, Yung-Chun LI
-
Patent number: 11875854Abstract: A memory device and a word line driver thereof are provided. The word line driver includes a first word line signal generator, a second word line signal generator, a first voltage generator, and a second voltage generator. The first word line signal generator selects one of a first voltage and a second voltage to generate a first word line signal according a control signal. The second word line signal generator selects one of a third voltage and a fourth voltage to generate a second word line signal according the control signal. The first voltage generator provides the second voltage, and the second voltage generator provides the fourth voltage, where the first voltage generator is independent to the second voltage generator.Type: GrantFiled: March 31, 2022Date of Patent: January 16, 2024Assignee: MACRONIX International Co., Ltd.Inventors: Teng Hao Yeh, Wu-Chin Peng, Chih-Ming Lin, Hang-Ting Lue
-
Publication number: 20230413552Abstract: A three-dimensional flash memory device may be a AND flash memory device. The three-dimensional flash memory device includes: a substrate, a gate stack structure, a plurality of slit structures, a plurality of memory arrays, and a plurality of conductive pillars. The gate stack structure is located above the substrate. The plurality of slit structures extend through the gate stack structure and divide the gate stack structure into a plurality of blocks. The plurality of memory arrays are disposed in the gate stack structure of the plurality of blocks. The plurality of conductive pillars extends through the gate stack structure in the plurality of blocks, and disposed between the plurality of memory arrays and between the plurality of slit structures.Type: ApplicationFiled: June 21, 2022Publication date: December 21, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Hang-Ting Lue, Teng Hao Yeh, Cheng-Yu Lee, Wei-Chen Chen
-
Patent number: 11844221Abstract: A 3D flash memory device such as a 3D AND flash memory device is provided. The 3D flash memory device includes a substrate, a conductive layer, a 3D flash memory array, and through-array vias (TAVs). The substrate includes a memory cell region and a passive device region. The conductive layer is formed on the substrate, and the conductive layer includes: a first circuit disposed at the memory cell region and a second circuit of a passive device disposed at the passive device region. The 3D flash memory array is formed on the first circuit of the memory cell region. The TAVs are respectively formed on the second circuit of the passive device disposed at the passive device region and connected to at least one end of the second circuit.Type: GrantFiled: August 23, 2021Date of Patent: December 12, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Li-Yen Liang, Teng-Hao Yeh
-
Publication number: 20230377633Abstract: A three dimension memory device, such as an AND-type memory, includes a memory cell tile, multiple source line switches, multiple first bit line switches to fourth bit line switches. The memory cell tile is divided into a first and a second memory cell sub-tiles. The first bit line switches are respectively coupled to multiple first bit lines of a first part of the first memory cell sub-tile. The second bit line switches are respectively coupled to multiple second bit lines of a second part of the first memory cell sub-tile. The third bit line switches are respectively coupled to multiple third bit lines of a first part of the second memory cell sub-tile. The fourth bit line switches are respectively coupled to multiple fourth bit lines of a second part of the second memory cell sub-tile.Type: ApplicationFiled: May 23, 2022Publication date: November 23, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Shang-Chi Yang, Fu-Nian Liang, Ken-Hui Chen, Chun-Hsiung Hung
-
Patent number: 11825654Abstract: A memory device includes a stacked structure and at least one first element structure. The stacked structure is in a memory array region and a staircase contact region. The stacked structure includes first conductive layers and a second conductive layer arranged in a longitudinal direction. The memory array region and the staircase contact region are arranged in a first lateral direction. The at least one first element structure passes through the first conductive layers and the second conductive layer along the longitudinal direction. The first conductive layers surround a sidewall surface of the at least one first element structure. The second conductive layer includes conductive portions arranged in a second lateral direction. The conductive portions are completely separated from each other by the at least one first element structure. The first lateral direction is different from the second lateral direction.Type: GrantFiled: December 7, 2020Date of Patent: November 21, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Wei Hu, Teng-Hao Yeh
-
Publication number: 20230371252Abstract: A three-dimension memory device, a memory circuit and a production method are provided. The three-dimension memory circuit includes a peripheral circuit, a metal layer, a buffer layer, a poly silicon layer, and a via array. The peripheral circuit is disposed on a substrate. The metal layer covers on the peripheral circuit and is electrically coupled to the peripheral circuit. The buffer layer is disposed on the metal layer. The poly silicon layer receives a reference ground voltage and is disposed on the buffer layer. The via array is disposed in the buffer layer and is used to electrically connect the metal layer and the poly silicon layer.Type: ApplicationFiled: May 11, 2022Publication date: November 16, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Kuan-Yuan Shen, Teng-Hao Yeh, Chia-Jung Chiu
-
Publication number: 20230368841Abstract: A ternary content addressable memory, disposed in a stacked memory device, includes a first memory cell string and a second memory cell string. The first memory cell string is coupled between a matching line and a first source line and receives multiple first word line signals. The first memory cell string has a first memory cell string selection switch controlled by a first search signal. The second memory cell string is coupled between the matching line and a second source line and receives multiple second word line signals. The second memory cell string has a second memory cell string selection switch controlled by a second search signal.Type: ApplicationFiled: May 11, 2022Publication date: November 16, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Hang-Ting Lue, Teng-Hao Yeh, Chih-Chang Hsieh
-
Publication number: 20230337422Abstract: A 3D AND flash memory device includes a gate stack structure, a channel pillar, a source pillar, a charge storage structure, a first transistor and a second transistor. The gate stack structure is located on a dielectric substrate, wherein the gate stack structure includes a plurality of gate layers and a plurality of insulating layers alternately stacked. The channel pillar extends through the gate stack structure. The source pillar and the drain pillar are disposed in the channel pillar and electrically connected to the channel pillar. The charge storage structure is located between the plurality of gate layers and the channel pillar. The first transistor is located above the gate stack structure and electrically connected to the drain pillar. The second transistor is located above the gate stack structure and electrically connected to the source pillar.Type: ApplicationFiled: April 14, 2022Publication date: October 19, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Chih-Wei Hu, Teng Hao Yeh
-
Publication number: 20230317143Abstract: A memory device includes a high density or 3D data memory and a 3D reference memory. The reference memory is used to generate a reference signal used to sense data in the data memory. Conversion circuitry converts signals from one memory cell or a group of memory cells in the reference memory into a reference signal. The reference signal is applied to a sense amplifier to sense data stored in a selected memory cell in the data memory.Type: ApplicationFiled: June 6, 2023Publication date: October 5, 2023Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Teng-Hao YEH, Hang-Ting LUE, Cheng-Lin SUNG, Yung-Feng LIN
-
Publication number: 20230317167Abstract: A memory device and a word line driver thereof are provided. The word line driver includes a first word line signal generator, a second word line signal generator, a first voltage generator, and a second voltage generator. The first word line signal generator selects one of a first voltage and a second voltage to generate a first word line signal according a control signal. The second word line signal generator selects one of a third voltage and a fourth voltage to generate a second word line signal according the control signal. The first voltage generator provides the second voltage, and the second voltage generator provides the fourth voltage, where the first voltage generator is independent to the second voltage generator.Type: ApplicationFiled: March 31, 2022Publication date: October 5, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Teng Hao Yeh, Wu-Chin Peng, Chih-Ming Lin, Hang-Ting Lue
-
Patent number: 11778823Abstract: The present disclosure provides a three-dimensional memory device and a method for manufacturing the same. The three-dimensional memory device includes a plurality of tiles, and each tiles includes a plurality of blocks, and each blocks includes a gate stacked structure, a conductive layer, first ring-shaped channel pillars, source/drain pillars, and charge storage structures. The gate stacked structure is disposed on the substrate and includes gate layers electrically insulated from each other. The conductive layer is disposed between the substrate and the gate stacked structure. The first ring-shaped channel pillars are disposed on the substrate and located in the gate stacked structure. The source/drain pillars are disposed on the substrate, and each of the first ring-shaped channel pillars are configured with two source/drain pillars disposed therein. Each of the charge storage structures is disposed between the corresponding gate layer and the corresponding first ring-shaped channel pillar.Type: GrantFiled: December 17, 2020Date of Patent: October 3, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Guan-Ru Lee
-
Publication number: 20230269944Abstract: Provided are a 3D flash memory and an array layout thereof. The 3D flash memory includes a gate stack structure, a annular channel pillar, a first source/drain pillar, a second source/drain pillar and a charge storage structure. The gate stack structure is disposed on a dielectric base and includes a plurality of gate layers electrically insulated from each other. The annular channel pillar is disposed on the dielectric base and penetrates through the gate stack structure. The first source/drain pillar and the second source/drain pillar are disposed on the dielectric base, are located within the channel pillar and penetrate through the gate stack structure. The first source/drain pillar and the second source/drain pillar are separated from each other and are each connected to the channel pillar. The charge storage structure is disposed between each of the plurality of gate layers and the channel pillar.Type: ApplicationFiled: April 27, 2023Publication date: August 24, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Hang-Ting Lue, Wei-Chen Chen, Teng-Hao Yeh, Guan-Ru Lee
-
Patent number: 11710519Abstract: A memory device includes a high density or 3D data memory and a 3D reference memory. The reference memory is used to generate a reference signal used to sense data in the data memory. Conversion circuitry converts signals from one memory cell or a group of memory cells in the reference memory into a reference signal. The reference signal is applied to a sense amplifier to sense data stored in a selected memory cell in the data memory.Type: GrantFiled: July 6, 2021Date of Patent: July 25, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Cheng-Lin Sung, Yung-Feng Lin
-
Publication number: 20230225126Abstract: A three-dimensional AND flash memory device includes a gate stack structure, a charge storage structure, a first conductive pillar and a second conductive pillar, an insulating pillar, and a channel pillar. The gate stack structure includes gate layers and insulating layers stacked alternately with each other. The first and second conductive pillars extend through the gate stack structure. The channel pillar extends through the gate stack structure. The charge storage structure is disposed between the gate stack structure and the channel pillar. The channel pillar includes: a first part and a second part connected each other. The first part is located between the charge storage structure and the insulating pillar. The second part includes a first region electrically connected to the first conductive pillar, and a second region electrically connected to the second conductive pillar. A curvature of the first part is smaller than a curvature of the second part.Type: ApplicationFiled: January 13, 2022Publication date: July 13, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Hang-Ting Lue, Chia-Jung Chiu, Teng-Hao Yeh, Guan-Ru Lee
-
Publication number: 20230215502Abstract: A three-dimensional memory device, such as 3D AND Flash memory device, includes a first page buffer, a second page buffer, a sense amplifier, a first path selector, and a second path selector. The first page buffer and the second page buffer are respectively configured to temporarily store a first write-in data and a second write-in data. The first path selector couples the sense amplifier or the first page buffer to a first global bit line according to a first control signal. The second path selector couples the sense amplifier or the second page buffer to a second global bit line according to a second control signal.Type: ApplicationFiled: January 5, 2022Publication date: July 6, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Tzu-Hsuan Hsu
-
Publication number: 20230217655Abstract: A three-dimensional AND flash memory device includes a gate stack structure and a silt. The silt extends along a first direction and divides the gate stack structure into a plurality of sub-blocks. Each sub-block includes a plurality of rows, and each row includes a plurality of channel pillars, a plurality of charge storage structures, and a plurality of pairs of conductive pillars. The plurality of pairs of conductive pillars are arranged in the plurality of channel pillars and penetrate the gate stack structure, and are respectively connected to the plurality of channel pillars. Each pair of conductive pillars includes a first conductive pillar and a second conductive pillar separated from each other along a second direction. There is an acute angle between the second direction and the first direction.Type: ApplicationFiled: January 6, 2022Publication date: July 6, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Cheng-Yu Lee, Teng-Hao Yeh
-
Patent number: 11678486Abstract: Provided are a 3D flash memory and an array layout thereof. The 3D flash memory includes a gate stack structure, a annular channel pillar, a first source/drain pillar, a second source/drain pillar and a charge storage structure. The gate stack structure is disposed on a dielectric base and includes a plurality of gate layers electrically insulated from each other. The annular channel pillar is disposed on the dielectric base and penetrates through the gate stack structure. The first source/drain pillar and the second source/drain pillar are disposed on the dielectric base, are located within the channel pillar and penetrate through the gate stack structure. The first source/drain pillar and the second source/drain pillar are separated from each other and are each connected to the channel pillar. The charge storage structure is disposed between each of the plurality of gate layers and the channel pillar.Type: GrantFiled: February 6, 2020Date of Patent: June 13, 2023Assignee: MACRONIX INIERNATIONAL CO., LTD.Inventors: Hang-Ting Lue, Wei-Chen Chen, Teng Hao Yeh, Guan-Ru Lee