Patents by Inventor Theodore Z. Schoenborn
Theodore Z. Schoenborn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10712809Abstract: Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.Type: GrantFiled: January 7, 2019Date of Patent: July 14, 2020Assignee: Intel CorporationInventors: Naveen Cherukuri, Jeffrey Wilcox, Venkatraman Iyer, Selim Bilgin, David S. Dunning, Robin Tim Frodsham, Theodore Z. Schoenborn, Sanjay Dabral
-
Patent number: 10516439Abstract: In one example a controller comprises logic, at least partially including hardware logic, configured to implement a first iteration of an interference test on a communication interconnect comprising a victim lane and a first aggressor lane by generating a first set of pseudo-random patterns on the victim lane and the aggressor lane using a first seed and implement a second iteration of an interference test by advancing the seed on the first aggressor lane. Other examples may be described.Type: GrantFiled: August 1, 2017Date of Patent: December 24, 2019Assignee: Intel CorporationInventors: Alexey Kostinsky, Tomer Levy, Paul S. Cheses, Danny Naiger, Theodore Z. Schoenborn, Christopher P. Mozak, Nagi Aboulenein, James M. Shehadi
-
Publication number: 20190346909Abstract: Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.Type: ApplicationFiled: January 7, 2019Publication date: November 14, 2019Applicant: Intel CorporationInventors: Naveen Cherukuri, Jeffrey Wilcox, Venkatraman Iyer, Selim Bilgin, David S. Dunning, Robin Tim Frodsham, Theodore Z. Schoenborn, Sanjay Dabral
-
Patent number: 10446222Abstract: A memory subsystem empirically tests performance parameters of I/O with a memory device. Based on the empirical testing, the memory subsystem can set the performance parameters specific to the system in which the memory subsystem is included. A test system performs the testing. For each of multiple different settings for multiple different I/O circuit parameters, the test system sets a value for each I/O circuit parameter, generates test traffic to stress test the memory device with the parameter value(s), and measures an operating margin for the I/O performance characteristic. The test system further executes a search function to determine values for each I/O circuit parameter at which the operating margin meets a minimum threshold and performance of at least one of the I/O circuit parameters is increased. The memory subsystem sets runtime values for the I/O circuit parameters based on the search function.Type: GrantFiled: December 7, 2016Date of Patent: October 15, 2019Assignee: Intel CorporationInventors: Theodore Z. Schoenborn, Christopher P. Mozak
-
Patent number: 10347319Abstract: Described herein is an apparatus for dynamically adjusting a voltage reference level for optimizing an I/O system to achieve a certain performance metric. The apparatus comprises: a voltage reference generator to generate a voltage reference; and a dynamic voltage reference control unit, coupled with the voltage reference generator, to dynamically adjust a level of the voltage reference in response to an event. The apparatus is used to perform the method comprising: generating a voltage reference for an input/output (I/O) system; determining a worst case voltage level of the voltage reference; dynamically adjusting, via a dynamic voltage reference control unit, the voltage reference level based on determining the worst case voltage level; and computing a center of an asymmetrical eye based on the dynamically adjusted voltage reference level.Type: GrantFiled: March 31, 2016Date of Patent: July 9, 2019Assignee: Intel CorporationInventors: Christopher P. Mozak, Kevin B. Moore, John V. Lovelace, Theodore Z. Schoenborn, Bryan L. Spry, Christopher E. Yunker
-
Patent number: 10210925Abstract: A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as “hammered” or a “row hammer event”), physically adjacent row (a “victim” row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row.Type: GrantFiled: December 7, 2017Date of Patent: February 19, 2019Assignee: Intel CorporationInventors: Kuljit S. Bains, John B. Halbert, Christopher P. Mozak, Theodore Z. Schoenborn, Zvika Greenfield
-
Patent number: 10175744Abstract: Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.Type: GrantFiled: March 7, 2017Date of Patent: January 8, 2019Assignee: Intel CorporationInventors: Naveen Cherukuri, Jeffrey Wilcox, Venkatraman Iyer, Selim Bilgin, David S. Dunning, Robin Tim Frodsham, Theodore Z. Schoenborn, Sanjay Dabral
-
Publication number: 20180174639Abstract: A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as “hammered” or a “row hammer event”), physically adjacent row (a “victim” row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row.Type: ApplicationFiled: December 7, 2017Publication date: June 21, 2018Inventors: Kuljit S. BAINS, John B. HALBERT, Christopher P. MOZAK, Theodore Z. SCHOENBORN, Zvika GREENFIELD
-
Patent number: 9922725Abstract: In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit may be configured to automatically identify defective memory cells in a memory. Upon identifying one or more defective memory cells, the built in self-repair logic circuit may be configured to automatically repair the defective memory cells by replacing defective cells with spare cells within the memory. In one embodiment, data patterns are generated as a function of memory addresses and periodic address offsets.Type: GrantFiled: December 2, 2016Date of Patent: March 20, 2018Assignee: INTEL CORPORATIONInventors: Bruce Querbach, William K. Lui, David G. Ellis, David J. Zimmerman, Theodore Z. Schoenborn, Christopher W. Hampson, Ifar Wan, Yulan Zhang
-
Patent number: 9865326Abstract: A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as “hammered” or a “row hammer event”), physically adjacent row (a “victim” row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row.Type: GrantFiled: November 29, 2016Date of Patent: January 9, 2018Assignee: Intel CorporationInventors: Kuljit S. Bains, John B. Halbert, Christopher P. Mozak, Theodore Z. Schoenborn, Zvika Greenfield
-
Publication number: 20170359099Abstract: In one example a controller comprises logic, at least partially including hardware logic, configured to implement a first iteration of an interference test on a communication interconnect comprising a victim lane and a first aggressor lane by generating a first set of pseudo-random patterns on the victim lane and the aggressor lane using a first seed and implement a second iteration of an interference test by advancing the seed on the first aggressor lane. Other examples may be described.Type: ApplicationFiled: August 1, 2017Publication date: December 14, 2017Applicant: Intel CorporationInventors: Alexey Kostinsky, Tomer Levy, Paul S. Cheses, Danny Naiger, Theodore Z. Schoenborn, Christopher P. Mozak, Nagi Aboulenein, James M. Shehadi
-
Publication number: 20170336853Abstract: Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.Type: ApplicationFiled: March 7, 2017Publication date: November 23, 2017Inventors: Naveen Cherukuri, Jeffrey WILCOX, Venkatraman Iyer, Selim BILGIN, David S. Dunning, Robin Tim FRODSHAM, Theodore Z. Schoenborn, Sanjay Dabral
-
Patent number: 9794349Abstract: Systems and methods of managing a link provide for receiving a remote width capability during a link initialization, the remote width capability corresponding to a remote port. A link between a local port and the remote port is operated at a plurality of link widths in accordance with the remote width capability.Type: GrantFiled: November 26, 2014Date of Patent: October 17, 2017Assignee: Intel CorporationInventors: Naveen Cherukuri, Aaron T. Spink, Phanindra Mannava, Tim Frodsham, Jeffrey R. Wilcox, Sanjay Dabral, David Dunning, Theodore Z. Schoenborn
-
Patent number: 9747971Abstract: A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as “hammered” or a “row hammer event”), physically adjacent row (a “victim” row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row.Type: GrantFiled: November 30, 2015Date of Patent: August 29, 2017Assignee: INTEL CORPORATIONInventors: Kuljit S Bains, John B Halbert, Christopher P Mozak, Theodore Z Schoenborn, Zvika Greenfield
-
Patent number: 9722663Abstract: In one example a controller comprises logic, at least partially including hardware logic, configured to implement a first iteration of an interference test on a communication interconnect comprising a victim lane and a first aggressor lane by generating a first set of pseudo-random patterns on the victim lane and the aggressor lane using a first seed and implement a second iteration of an interference test by advancing the seed on the first aggressor lane. Other examples may be described.Type: GrantFiled: March 28, 2014Date of Patent: August 1, 2017Assignee: Intel CorporationInventors: Alexey Kostinsky, Tomer Levy, Paul S. Cheses, Danny Naiger, Theodore Z. Schoenborn, Christopher P. Mozak, Nagi Aboulenein, James M. Shehadi
-
Publication number: 20170213585Abstract: A memory subsystem empirically tests performance parameters of I/O with a memory device. Based on the empirical testing, the memory subsystem can set the performance parameters specific to the system in which the memory subsystem is included. A test system performs the testing. For each of multiple different settings for multiple different I/O circuit parameters, the test system sets a value for each I/O circuit parameter, generates test traffic to stress test the memory device with the parameter value(s), and measures an operating margin for the I/O performance characteristic. The test system further executes a search function to determine values for each I/O circuit parameter at which the operating margin meets a minimum threshold and performance of at least one of the I/O circuit parameters is increased. The memory subsystem sets runtime values for the I/O circuit parameters based on the search function.Type: ApplicationFiled: December 7, 2016Publication date: July 27, 2017Inventors: Theodore Z. SCHOENBORN, Christopher P. MOZAK
-
Publication number: 20170084351Abstract: In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit may be configured to automatically identify defective memory cells in a memory. Upon identifying one or more defective memory cells, the built in self-repair logic circuit may be configured to automatically repair the defective memory cells by replacing defective cells with spare cells within the memory. In one embodiment, data patterns are generated as a function of memory addresses and periodic address offsets. Other aspects are described herein.Type: ApplicationFiled: December 2, 2016Publication date: March 23, 2017Inventors: Bruce QUERBACH, William K. LUI, David G. ELLIS, David J. ZIMMERMAN, Theodore Z. SCHOENBORN, Christopher W. HAMPSON, Ifar WAN, Yulan ZHANG
-
Publication number: 20170076779Abstract: A memory controller issues a targeted refresh command. A specific row of a memory device can be the target of repeated accesses. When the row is accessed repeatedly within a time threshold (also referred to as “hammered” or a “row hammer event”), physically adjacent row (a “victim” row) may experience data corruption. The memory controller receives an indication of a row hammer event, identifies the row associated with the row hammer event, and sends one or more commands to the memory device to cause the memory device to perform a targeted refresh that will refresh the victim row.Type: ApplicationFiled: November 29, 2016Publication date: March 16, 2017Inventors: Kuljit S. BAINS, John B. HALBERT, Christopher P. MOZAK, Theodore Z. SCHOENBORN, Zvika GREENFIELD
-
Patent number: 9588575Abstract: Methods and apparatus relating to link power savings with state retention are described. In one embodiment, one or more components of two agents coupled via a serial link are turned off during idle periods while retaining link state in each agent. Other embodiments are also disclosed.Type: GrantFiled: July 1, 2014Date of Patent: March 7, 2017Assignee: Intel CorporationInventors: Naveen Cherukuri, Jeffrey Wilcox, Venkatraman Iyer, Selim Bilgin, David S. Dunning, Robin Tim Frodsham, Theodore Z. Schoenborn, Sanjay Dabral
-
Patent number: 9575922Abstract: A system and method consistent with the present disclosure includes determining a jitter tolerance of a particular lane of a communication link corresponding to each of a plurality of equalization coefficients. Further, determining a particular equalization coefficient of the plurality of equalization coefficients that provides a maximum jitter tolerance. Next, using the particular equalization coefficient for the particular lane of the communication link during operation based on determining the particular equalization coefficient which provides the maximum jitter tolerance.Type: GrantFiled: September 27, 2013Date of Patent: February 21, 2017Assignee: INTEL CORPORATIONInventors: Nathaniel L Desimone, Theodore Z Schoenborn, Earl Wight, Duane Heller, Maria F Pineda