Patents by Inventor Tim Tri Hoang
Tim Tri Hoang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8208523Abstract: Equalization of an incoming data signal can be controlled by sampling that signal at times when data values in that signal should be stable (“data samples”) and when that signal should be in transition between successive data values that are different (“transition samples”). A transition sample that has been taken between two successive differently valued data samples is compared to a reference value (which can be one of those two data samples). The result of this comparison can be used as part of a determination as to whether to increase or decrease equalization of the incoming data signal.Type: GrantFiled: April 4, 2011Date of Patent: June 26, 2012Assignee: Altera CorporationInventors: Wilson Wong, Doris Po Ching Chan, Sergey Shumarayev, Simardeep Maangat, Tim Tri Hoang, Tin H. Lai, Thungoc M. Tran
-
Patent number: 8208528Abstract: Adaptation convergence in an adaptive dispersion compensation engine (ADCE) of a high-speed serial interface is detected by monitoring the output of the error amplifier of one or more adjustment loops of the ADCE. Adaptation convergence is considered to have been detected upon detection of a predetermined number of transitions in the error amplifier output, each of which occurs within a preselected interval following the previous transition. The detector may be implemented with a timer that times the preselected interval and a counter that counts transitions in the error amplifier output. The timer restarts each time a transition occurs, and the counter outputs a convergence signal when it reaches the predetermined number, but is reset each time the timer reaches the preselected interval. The serial interface may be part of a programmable integrated circuit device and in any case the preselected interval and the predetermined number may be programmable.Type: GrantFiled: December 13, 2007Date of Patent: June 26, 2012Assignee: Altera CorporationInventors: Tin H. Lai, Sergey Shumarayev, Tim Tri Hoang
-
Patent number: 8189729Abstract: Wide range and dynamically reprogrammable CDR architecture recovers an embedded clock signal from serial input data with a wide range of operating frequencies. In order to support a wide range of data rates, the CDR architecture includes multiple operating parameters. These parameters include various pre/post divider settings, charge pump currents, loop-filter and bandwidth selections, and VCO gears. The parameters may be dynamically reprogrammed without powering down the circuitry or PLD. This allows the CDR circuitry to switch between various standards and protocols on-the-fly.Type: GrantFiled: January 9, 2006Date of Patent: May 29, 2012Assignee: Altera CorporationInventors: Tim Tri Hoang, Sergey Yuryevich Shumarayev, Wilson Wong, Rakesh Patel
-
Patent number: 8188774Abstract: One embodiment relates to a method for activating an interface on an integrated circuit while a core of the integrated circuit is becoming operational. An offset calibration for a transceiver channel is performed by physical media attachment circuitry. A transmitting frequency is locked onto by a transmitter phase-locked loop for the transceiver channel, and a receiving frequency is locked onto by a receiver phase-locked loop for the transceiver channel. Subsequently, the interface is activated while a core component of the integrated circuit is becoming operational. Another embodiment pertains to an integrated circuit which includes transceiver channel circuits, an interface processor, and a reset control state machine. Another embodiment relates to control circuitry including a reset control state machine, transceiver channel circuits, a channel input steering multiplexer, and a channel output steering multiplexer. Other embodiments, aspects and features are also disclosed.Type: GrantFiled: July 9, 2010Date of Patent: May 29, 2012Assignee: Altera CorporationInventors: Gopi Krishnamurthy, Binh Ton, Ning Xue, Tim Tri Hoang, Michael Menghui Zheng, Weiqi Ding
-
Patent number: 8175143Abstract: A method, and circuitry, for choosing the correct equalization curve in adaptive equalization uses a feedback loop in which the incoming high-speed serial data are digitized and deserialized for use in the remainder of the device, and also are used by an adaptive state machine to both extract the reference levels for digitization and to control the equalization curve. Detection of the reference level and selection of the equalization curve may be performed at a different rates to avoid interfering with one another. The state machine preferably is programmable. This is useful in any device, but is particularly well-suited for a programmable device, such as a PLD or other programmable integrated circuit device, where conditions may vary according a user logic design.Type: GrantFiled: February 26, 2008Date of Patent: May 8, 2012Assignee: Altera CorporationInventors: Wilson Wong, Tin H. Lai, Allen Chan, Tim Tri Hoang, Sergey Shumarayev
-
Publication number: 20120063556Abstract: A circuit includes a phase detection circuit, a phase adjustment circuit, and a sampler circuit. The phase detection circuit compares a phase of a first periodic signal to a phase of a second periodic signal to generate a control signal. The phase adjustment circuit causes the phase of the second periodic signal and a phase of a third periodic signal to vary based on a variation in the control signal. The sampler circuit samples a data signal to generate a sampled data signal in response to the third periodic signal. The circuit varies a frequency of the third periodic signal to correspond to changes in a data rate of the data signal between at least three different data rates that are based on at least three data transmission protocols.Type: ApplicationFiled: September 13, 2010Publication date: March 15, 2012Applicant: ALTERA CORPORATIONInventor: Tim Tri Hoang
-
Patent number: 8127215Abstract: A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated.Type: GrantFiled: June 2, 2011Date of Patent: February 28, 2012Assignee: Altera CorporationInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 8126079Abstract: High-speed serial data signal transmitter and/or receiver circuitry is able to dynamically switch between handling data at two (or more) different data rates. Such a switch can be made very rapidly and with no requirement for reprogramming or reconfiguring the circuitry. Circuitry for glitchlessly switching between clock signals having different frequencies is also provided and may be used in the above-mentioned transmitter and/or receiver circuitry.Type: GrantFiled: July 3, 2007Date of Patent: February 28, 2012Assignee: Altera CorporationInventors: Thungoc M. Tran, Sergey Shumarayev, Tim Tri Hoang, Weiqi Ding, Wilson Wong, Allen Chan
-
Patent number: 8120429Abstract: Methods and apparatus are provided for generating a clock signal with relatively high bandwidth and relatively low phase noise. A circuit of the invention can include a pair of transistors serially coupled between a signal of relatively high voltage and a source of relatively low voltage, where a voltage of the signal of relatively high voltage can vary according to a voltage of a variable control signal. A gate of one of the pair of transistors can be coupled to an input clock signal, and an output node between the pair of transistors can be coupled to an output clock signal. The circuit can also include a third transistor, whose drain and source are coupled to the output clock signal, and whose gate can be coupled to a gear input signal. This circuit can advantageously operate under at least two different gears, each with different bandwidth and phase noise characteristics.Type: GrantFiled: May 26, 2010Date of Patent: February 21, 2012Assignee: Altera CorporationInventors: Tim Tri Hoang, Wilson Wong, Kazi Asaduzzaman, Simardeep Maangat, Sergey Shumarayev, Rakesh H. Patel
-
Patent number: 8063807Abstract: An equalization circuitry that includes a digital-to-analog converter having a voltage divider and a multiplexer coupled to the voltage divider is described. In one implementation, the digital-to-analog converter provides a control signal to a plurality of single-stage equalizer control logic circuits. Also, in one implementation, the multiplexer receives a plurality of inputs from the voltage divider and selects an output from the plurality of inputs. Furthermore, in one implementation, the voltage divider includes a plurality of resistors coupled in series. Also, in one implementation, the voltage divider further includes a first resistor coupled to the plurality of resistors, ground, and a lowest voltage input terminal of the multiplexer, where a voltage across the first resistor is an input voltage to the lowest voltage input terminal.Type: GrantFiled: April 30, 2009Date of Patent: November 22, 2011Assignee: Altera CorporationInventors: Tin H. Lai, Sergey Shumarayev, Tim Tri Hoang
-
Patent number: 8049532Abstract: A level shifting circuit with a thin gate transistor connected to the input of the output stage is presented. The level shifting circuit has an input stage that receives an input that is at first voltage. A transistor with a thin gate oxide has one terminal connected to the input stage and another terminal coupled to an input of the output stage. The output stage of the level shifting circuit is implemented with thick gate oxide transistors.Type: GrantFiled: June 25, 2010Date of Patent: November 1, 2011Assignee: Altera CorporationInventors: Simardeep Maangat, Vinh Van Ho, Tim Tri Hoang
-
Publication number: 20110235756Abstract: A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated.Type: ApplicationFiled: June 2, 2011Publication date: September 29, 2011Applicant: ALTERA CORPORATIONInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 7996749Abstract: A loss-of-signal detector includes digital and analog monitoring of incoming data. The incoming signal is compared digitally to at least one predetermined pattern that may indicate a loss of signal, and also is monitored by an analog detector that detects transitions in the data. If the digital comparison fails to match any of the at least one predetermined pattern, or if transitions are detected by the analog monitoring, even if the digital comparison produces a pattern match, then loss of signal is not indicated.Type: GrantFiled: July 3, 2007Date of Patent: August 9, 2011Assignee: Altera CorporationInventors: Weiqi Ding, Sergey Shumarayev, Wilson Wong, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 7994837Abstract: A phase interpolator circuit can include first and second transistors coupled to form a differential pair, first and second load circuits, a first switch circuit coupled between the first transistor and the first load circuit, a second switch circuit coupled between the second transistor and the second load circuit, a current source circuit, and a third switch circuit coupled between the differential pair and the current source circuit. A phase interpolator circuit can include three differential pairs of transistors. Six periodic input signals having six different phases are concurrently provided to control inputs of transistors in the three differential pairs of transistors. The phase interpolator circuit generates a selected phase in an output signal in response to four of the periodic input signals.Type: GrantFiled: August 7, 2009Date of Patent: August 9, 2011Assignee: Altera CorporationInventors: Vinh Van Ho, Tien Duc Pham, Tim Tri Hoang
-
Publication number: 20110188564Abstract: Equalization of an incoming data signal can be controlled by sampling that signal at times when data values in that signal should be stable (“data samples”) and when that signal should be in transition between successive data values that are different (“transition samples”). A transition sample that has been taken between two successive differently valued data samples is compared to a reference value (which can be one of those two data samples). The result of this comparison can be used as part of a determination as to whether to increase or decrease equalization of the incoming data signal.Type: ApplicationFiled: April 4, 2011Publication date: August 4, 2011Applicant: Altera CorporationInventors: Wilson Wong, Doris Po Ching Chan, Sergey Shumarayev, Simardeep Maangat, Tim Tri Hoang, Tin H. Lai, Thungoc M. Tran
-
Publication number: 20110188621Abstract: An integrated circuit (“IC”) may include clock and data recovery (“CDR”) circuitry for recovering data information from an input serial data signal. The CDR circuitry may include a reference clock loop and a data loop. A retimed (recovered) data signal output by the CDR circuitry is monitored by other control circuitry on the IC for a communication change request contained in that signal. Responsive to such a request, the control circuitry can change an operating parameter of the CDR circuitry (e.g., a frequency division factor used in either of the above-mentioned loops). This can help the IC support communication protocols that employ auto-speed negotiation.Type: ApplicationFiled: February 4, 2010Publication date: August 4, 2011Inventors: Kazi Asaduzzaman, Tim Tri Hoang, Tin H. Lai, Shou-Po Shih, Sergey Shumarayev
-
Patent number: 7986160Abstract: A PLD includes at least one IP block or circuit, and at least one I/O block or circuit. The performance of the at least one IP block is adjusted in order to meet at least one performance characteristic by changing a supply level of the at least one IP block, by adjusting at least one body bias level of the IP block, or both. The performance of the at least one I/O block is adjusted by changing a supply level of the at least one I/O block, by adjusting at least one body bias level of the I/O block, or both.Type: GrantFiled: May 27, 2006Date of Patent: July 26, 2011Assignee: Altera CorporationInventors: Tim Tri Hoang, Sergey Shumarayev
-
Patent number: 7956696Abstract: A circuit includes phase detection circuitry, a clock signal generation circuit, a first frequency divider, and a second frequency divider. The phase detection circuitry compares an input clock signal to a feedback signal to generate a control signal. The clock signal generation circuit generates a periodic output signal in response to the control signal. The first frequency divider divides a frequency of the periodic output signal by a first value to generate a first frequency divided signal. The second frequency divider divides the frequency of the periodic output signal by a second value to generate a second frequency divided signal. The first and the second frequency divided signals are routed to the phase detection circuitry as the feedback signal during different time intervals.Type: GrantFiled: September 19, 2008Date of Patent: June 7, 2011Assignee: Altera CorporationInventors: Tim Tri Hoang, Wilson Wong, Sergey Shumarayev
-
Patent number: 7920621Abstract: Equalization of an incoming data signal can be controlled by sampling that signal at times when data values in that signal should be stable (“data samples”) and when that signal should be in transition between successive data values that are different (“transition samples”). A transition sample that has been taken between two successive differently valued data samples is compared to a reference value (which can be one of those two data samples). The result of this comparison can be used as part of a determination as to whether to increase or decrease equalization of the incoming data signal.Type: GrantFiled: September 14, 2006Date of Patent: April 5, 2011Assignee: Altera CorporationInventors: Wilson Wong, Doris Po Ching Chan, Sergey Shumarayev, Simardeep Maangat, Tim Tri Hoang, Tin H. Lai, Thungoc M. Tran
-
Patent number: 7903679Abstract: In a programmable logic device with a number of different types of serial interfaces, different power supply filtering schemes are applied to different interfaces. For interfaces operating at the lowest data rates—e.g., 1 Gbps—circuit-board level filtering including one or more decoupling capacitors may be provided. For interfaces operating at somewhat higher data rates—e.g., 3 Gbps—modest on-package filtering also may be provided, which may include power-island decoupling. For interfaces operating at still higher data rates—e.g., 6 Gbps—more substantial on-package filtering, including one or more on-package decoupling capacitors, also may be provided. For interfaces operating at the highest data rates—e.g., 10 Gbps—on-die filtering, which may include one or more on-die filtering or regulating networks, may be provided. The on-die regulators may be programmably bypassable allowing a user to trade off performance for power savings.Type: GrantFiled: January 11, 2007Date of Patent: March 8, 2011Assignee: Altera CorporationInventors: Sergey Shumarayev, Wilson Wong, Thungoc M. Tran, Tim Tri Hoang