Patents by Inventor Tim Tri Hoang
Tim Tri Hoang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7899649Abstract: Signal detection circuitry for a serial interface oversamples the input—i.e., samples the input multiple times per clock cycle—so that the likelihood of missing a signal is reduced. Sampling may be done with a regenerative latch which has a large bandwidth and can latch a signal at high speed. The amplitude threshold for detection may be programmable, particularly in a programmable device. Thus, between the use of a regenerative latch which is likely to catch any signal that might be present, and the use of oversampling to avoid the problem of sampling at the wrong time, the likelihood of failing to detect a signal is greatly diminished. Logic, such as a state machine, may be used to determine whether the samples captured s do or do not represent a signal. That logic may be programmable, allowing a user to set various parameters for signal detection.Type: GrantFiled: March 24, 2008Date of Patent: March 1, 2011Assignee: Altera CorporationInventors: Wilson Wong, Allen Chan, Sergey Shumarayev, Thungoc M. Tran, Tim Tri Hoang, Weiqi Ding
-
Patent number: 7893726Abstract: A dynamic flip-flop includes first and second input stages forming a differential input stage adapted to receive differential data. The flip-flop is reset in response to a reset signal. To ensure proper operation, a transistor disposed between the first and second input stages is always maintained active to provide a conduction path between the ground terminal and the nodes that may be charged from the supply voltage. To improve the setup and hold time of the flip-flop, the clock signal is applied to a first transistor disposed in the first input stage and a second transistor disposed in the second input stage.Type: GrantFiled: July 24, 2007Date of Patent: February 22, 2011Assignee: Altera CorporationInventors: Vinh Van Ho, Tim Tri Hoang
-
Patent number: 7860203Abstract: A programmable logic device integrated circuit (“PLD”) includes high-speed serial interface (“HSSI”) circuitry in addition to programmable logic circuitry. The HSSI circuitry includes multiple channels of nominal data-handling circuitry (typically including clock and data recovery (“CDR”) circuitry), and at least one channel of nominal clock management unit (“CMU”) circuitry (typically including phase-locked loop (“PLL”) circuitry or the like). To increase the flexibility with which the channels can be used, the nominal data-handling channels are equipped to alternatively perform CMU-type functions, and the nominal CMU channel is equipped to alternatively perform data-handling functions.Type: GrantFiled: March 19, 2007Date of Patent: December 28, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Wilson Wong, Tim Tri Hoang, Thungoc M. Tran
-
Patent number: 7812634Abstract: Transceiver circuitry on a programmable logic device integrated circuit (“PLD”) is preferably provided in a plurality of identical or at least similar modules. Each module preferably includes a plurality of transceiver channels and a clock source unit. Clock distribution circuitry is provided for distributing the signal of a module's clock source to all of the transceiver channels in that module, and also selectively beyond that module to other modules.Type: GrantFiled: March 21, 2007Date of Patent: October 12, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 7812659Abstract: A programmable logic device (“PLD”) or the like has a plurality of data transmitter channels. Certain circuitry is shared by the channels. The shared circuitry includes at least one phase-locked loop (“PLL”) circuit for producing a primary clock signal, and global frequency divider circuitry for producing at least one global secondary clock signal based on the primary signal. The primary and global secondary signal(s) are distributed to the channels. Each of the channels includes local frequency divider circuitry for producing at least one local secondary clock signal based on the primary signal. Each channel also includes selection circuitry for selecting either the global or local secondary signal(s) for use by clock utilization circuitry of the channel. The clock utilization circuitry may include serializer circuitry for converting data from parallel to serial form.Type: GrantFiled: May 10, 2006Date of Patent: October 12, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Rakesh H Patel, William W Bereza, Tim Tri Hoang, Thungoc Tran
-
Patent number: 7791370Abstract: A circuit includes a first area, a second area, and a third area. The second area includes a locked loop circuit that generates a clock signal. The locked loop circuit receives a supply voltage that is isolated from noise generated in the first area. The third area includes multiple quads of channels and a clock line coupled to route at least one clock signal generated in the second area to the channels in each of the quads. The third area is separate from the second area in the circuit.Type: GrantFiled: May 21, 2009Date of Patent: September 7, 2010Assignee: Altera CorporationInventors: Tim Tri Hoang, Thungoc M. Tran, Wilson Wong, Sergey Shumarayev
-
Patent number: 7782935Abstract: Methods and circuits are presented for providing equalization, including decision feedback equalization (DFE), to high data-rate signals. Half-rate delay-chain circuitry produces delayed samples of an input signal using two or more delay-chain circuits operating at a fraction of the input signal data-rate. Two delay-chain circuits operating at one-half the input signal data-rate may be used. More generally, n delay-chain circuits operating at 1/n the input signal data-rate may be used. Multiplexer circuitry combines the outputs of the delay-chain circuits to produce an output signal including samples of the input signal at the input signal data-rate. Duplicate path DFE circuitry includes two paths used to provide DFE equalization while reducing the load of the DFE circuitry on the circuitry that precedes it. A first path produces delayed samples of a DFE signal, while a second path produces the DFE output signal from the delayed samples.Type: GrantFiled: August 31, 2006Date of Patent: August 24, 2010Assignee: Altera CorporationInventors: Wilson Wong, Sergey Yuryevich Shumarayev, Simardeep Maangat, Thungoc M. Tran, Tim Tri Hoang, Tin H. Lai
-
Patent number: 7759972Abstract: An integrated circuit device such as a programmable logic device (“PLD”) includes a plurality of blocks of legacy circuitry. These legacy blocks leave at least one corner of the device unoccupied by such legacy circuitry. This at least one corner is used for relatively newly developed circuitry so as to simplify and speed the design of relatively new circuitry, to avoid having to significantly redesign any of the legacy circuitry to give the device the capabilities of the new circuitry, etc. The relatively newly developed circuitry may be high-speed serial data signal interface (“HSSI”) circuitry that is capable of operating at serial data rates faster than any legacy HSSI circuitry on the device.Type: GrantFiled: October 31, 2007Date of Patent: July 20, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Wilson Wong, Weiqi Ding, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 7750674Abstract: High-speed serial interface or transceiver circuitry on a programmable logic device integrated circuit (“PLD”) includes features that permit the PLD to satisfy a wide range of possible user needs or applications. This range includes both high-performance applications and applications in which reduced power consumption by the PLD is important. In the latter case, any one or more of various features can be used to help reduce power consumption.Type: GrantFiled: June 18, 2008Date of Patent: July 6, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Wilson Wong, Tim Tri Hoang, Thungoc M. Tran, Richard G. Cliff
-
Patent number: 7728674Abstract: Methods and apparatus are provided for generating a clock signal with relatively high bandwidth and relatively low phase noise. A circuit of the invention can include a pair of transistors serially coupled between a signal of relatively high voltage and a source of relatively low voltage, where a voltage of the signal of relatively high voltage can vary according to a voltage of a variable control signal. A gate of one of the pair of transistors can be coupled to an input clock signal, and an output node between the pair of transistors can be coupled to an output clock signal. The circuit can also include a third transistor, whose drain and source are coupled to the output clock signal, and whose gate can be coupled to a gear input signal. This circuit can advantageously operate under at least two different gears, each with different bandwidth and phase noise characteristics.Type: GrantFiled: May 19, 2006Date of Patent: June 1, 2010Assignee: Altera CorporationInventors: Tim Tri Hoang, Wilson Wong, Kazi Asaduzzaman, Simardeep Maangat, Sergey Shumarayev, Rakesh H. Patel
-
Publication number: 20100073094Abstract: A circuit includes phase detection circuitry, a clock signal generation circuit, a first frequency divider, and a second frequency divider. The phase detection circuitry compares an input clock signal to a feedback signal to generate a control signal. The clock signal generation circuit generates a periodic output signal in response to the control signal. The first frequency divider divides a frequency of the periodic output signal by a first value to generate a first frequency divided signal. The second frequency divider divides the frequency of the periodic output signal by a second value to generate a second frequency divided signal. The first and the second frequency divided signals are routed to the phase detection circuitry as the feedback signal during different time intervals.Type: ApplicationFiled: September 19, 2008Publication date: March 25, 2010Applicant: Altera CorporationInventors: Tim Tri Hoang, Wilson Wong, Sergey Shumarayev
-
Patent number: 7659745Abstract: A programmable logic device (“PLD”) includes circuitry for optionally and variably modifying characteristics of an input signal in any of several respects. Examples of such modifications include AC coupling the signal into the PLD, low pass filtering the signal (with selectable low-pass filter corner frequency), shifting the common voltage of the input signal, and/or subjecting the input signal to a selectable amount of attenuation.Type: GrantFiled: July 16, 2008Date of Patent: February 9, 2010Assignee: Altera CorporationInventors: Wilson Wong, Sergey Shumarayev, Thungoc M. Tran, Tim Tri Hoang
-
Patent number: 7659838Abstract: Deserializer circuitry for high-speed serial data receiver circuitry on a programmable logic device (“PLD”) or the like includes circuitry for converting serial data to parallel data having any of several data widths. The circuitry can also operate at any frequency in a wide range of frequencies. The circuitry is configurable/re-configurable in various respects, at least some of which configuration/re-configuration can be dynamically controlled (i.e., during user-mode operation of the PLD).Type: GrantFiled: February 21, 2006Date of Patent: February 9, 2010Assignee: Altera CorporationInventors: Toan Thanh Nguyen, Thungoc Tran, Sergey Yuryevich Shumarayev, Arch Zaliznyak, Tim Tri Hoang, Ramanand Venkata, Chong Lee
-
Multi-channel communication circuitry for programmable logic device integrated circuits and the like
Patent number: 7656187Abstract: An integrated circuit like a programmable logic device (“PLD”) includes multiple channels of data communication circuitry. Circuitry is provided for selectively sharing signals (e.g., control-type signals) among these channels in groupings of various size so that the device can better support communication protocols that require various numbers of channels (e.g., one channel operating relatively independently, four channels working together, eight channels working together, etc.). The signals shared may include a clock signal, a FIFO write enable signal, a FIFO read enable signal, or the like. The circuit arrangements are preferably modular (i.e., the same or substantially the same from one channel to the next and/or from one group of channels to the next) to facilitate such things as circuit design and verification.Type: GrantFiled: November 28, 2005Date of Patent: February 2, 2010Assignee: Altera CorporationInventors: Thungoc Tran, Sergey Yuryevich Shumarayev, Tim Tri Hoang, Ning Xue, Chong Lee, Ramanand Venkata -
Patent number: 7639993Abstract: The various components of transceiver circuitry on an integrated circuit are put together in various ways for purposes of being supplied with power to help prevent noise propagation between the groups. In the case of multi-channel transceiver circuitry there can be various amounts of power supply sharing between similar groups in multiple channels.Type: GrantFiled: December 5, 2005Date of Patent: December 29, 2009Assignee: Altera CorporationInventors: Sergey Yuryevich Shumarayev, Rakesh Patel, William Bereza, Wilson Wong, Tim Tri Hoang
-
Patent number: 7633349Abstract: A phase frequency detector compares a reference clock signal to a feedback clock signal to generate pulses in one or more output signals. The one or more output signals have a minimum pulse width. The phase frequency detector has a temperature sensing circuit. The phase frequency detector adjusts the minimum pulse width of the one or more output signals using the temperature sensing circuit to compensate for variations in the temperature of the phase frequency detector.Type: GrantFiled: April 4, 2007Date of Patent: December 15, 2009Assignee: Altera CorporationInventors: Tim Tri Hoang, Sergey Shumarayev, Wanli Chang
-
Patent number: 7619451Abstract: Techniques are provided for compensating for phase and timing delays in clock signals generated by phase-locked loops and delay-locked loops on integrated circuits. Circuit elements coupled in a feedback loop of a locked circuit can compensate for the timing and phase delays between an input pin and an output pin. Other circuit elements coupled in the feedback loop of a locked circuit can compensate for the delay between an input pin and a destination circuit element. Still other circuit elements coupled in an input reference path of a locked circuit preserve a timing relationship between input clock and input data signals. A clock signal and a data signal received at a destination circuit element have the same phase and timing relationship that exists between the input clock and input data signals at input pins.Type: GrantFiled: February 3, 2007Date of Patent: November 17, 2009Assignee: Altera CorporationInventors: Tim Tri Hoang, Sergey Shumarayev, Kazi Asaduzzaman, Wanli Chang, Mian Z. Smith, Kang-Wei Lai, Leon Zheng
-
Patent number: 7602255Abstract: A feedback loop, such as a phase-locked loop, on an integrated circuit has a detector, a charge pump, and a loop filter. The charge pump adjusts its output current in response to variations in a process of the integrated circuit to reduce variations in the loop bandwidth. The charge pump also adjusts its output current in response to variations in a resistance of a resistor in the loop filter to reduce variations in the loop bandwidth. The charge pump can also adjust its output current in response to variations in a temperature of the integrated circuit to reduce variations in the loop bandwidth. A delay-locked loop on an integrated circuit has a phase detector and a charge pump. The charge pump adjusts its output current in response to variations in the temperature and the process of the integrated circuit to reduce changes in the loop bandwidth.Type: GrantFiled: September 25, 2007Date of Patent: October 13, 2009Assignee: Altera CorporationInventors: Kang-Wei Lai, Ninh D. Ngo, Kazi Asaduzzaman, Mian Z. Smith, Wanli Chang, Tim Tri Hoang
-
Patent number: 7590207Abstract: A serial interface for a programmable logic device can be used as a conventional high-speed quad interface, but also allows an individual channel, if not otherwise being used, to be programmably configured as a loop circuit (e.g., a phase-locked loop). This is accomplished by disabling the data loop of clock-data recovery circuitry in the channel, and reconfiguring the reference loop to operate as a loop circuit. In addition, instead of providing a high-speed quad interface having four channels and one or more clock management units (CMUs), a more flexible interface having five or more channels can be provided, and when it is desired to use the interface as a high-speed quad interface, one or more channels can be configured as loop circuits to function as CMUs.Type: GrantFiled: October 20, 2005Date of Patent: September 15, 2009Assignee: Altera CorporationInventors: Sergey Y Shumarayev, Rakesh H Patel, Wilson Wong, Tim Tri Hoang, William Bereza
-
Patent number: 7586983Abstract: In high speed receiver circuitry (e.g., on a programmable logic device (PLD) or the like), decision feedback equalization (DFE) circuitry is used to at least partly cancel unwanted offset (e.g., from other elements of the receiver). The data input to the receiver is tristated; and then each DFE tap coefficient is varied in turn to find coefficient values that are associated with transitions between oscillation and non-oscillation of the receiver output signal. The coefficient values found in this way are used to select trial values. If the output signal of the receiver does not oscillate when these trial values are used, the process is repeated starting from these (or subsequent) trial values until a final set of trial values does allow oscillation of the receiver output signal.Type: GrantFiled: August 24, 2006Date of Patent: September 8, 2009Assignee: Altera CorporationInventors: Sergey Shumarayev, Wilson Wong, Simardeep Maangat, Thungoc M. Tran, Tim Tri Hoang