Patents by Inventor Ting Fu
Ting Fu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170188370Abstract: The present disclosure provides an auxiliary communication method and system, a device having base station function and a terminal. The auxiliary communication method includes: determining whether it is needed to provide auxiliary communication for any terminal according to channel quality of communication channels with the any terminal and data transmission requirement of the any terminal; selecting a specified terminal which is connected to the device having the base station function as an auxiliary terminal for assisting communication of the any terminal, when it is determined that it is needed to provide auxiliary communication for the any terminal; communicating with the any terminal through the auxiliary terminal. The present disclosure enables accurately to determine the terminal assisted in communication. Wasting communication sources and blind assistance are avoided. And higher channel quality of the terminal between the terminal and the base station and higher data transmission rate can be ensured.Type: ApplicationFiled: March 15, 2017Publication date: June 29, 2017Inventors: TING FU, YA-JUN ZHU
-
Publication number: 20170127281Abstract: A communication method which is based on a terminal includes steps of establishing a connection between a designated terminal and a communication base station and/or a core network, to form a microcell base station. Data between another terminal and the communication base station and/or the core network through the microcell base station is exchanged. A terminal is also described. Quality of service and data security is enhanced and data transmission rates of data exchanged with the cellular network are increased.Type: ApplicationFiled: January 15, 2017Publication date: May 4, 2017Inventors: YUN-FEI ZHANG, YA-JUN ZHU, YI-QING CAO, TING FU
-
Publication number: 20160374099Abstract: A communication quality determination/acquisition device and method for a wireless communication system. The determination device includes: a measuring module configured to perform downlink channel quality measurement based on a distribution of static and dynamic downlink subframes of a target cell, wherein the static downlink subframes are downlink subframes relative to the target cell and at least one neighboring cell, while the dynamic downlink subframes are downlink subframes relative to the target cell and are uplink subframes relative to the at least one neighboring cell; and a communication module configured to report a downlink channel quality measurement result. By performing measurement and reporting while considering downlink subframe configurations and the distribution of the static and dynamic downlink subframes of the target cell, the device and method can accurately measure the channel quality under dynamic TDD UL/DL configurations and report the same to a network side.Type: ApplicationFiled: August 15, 2014Publication date: December 22, 2016Applicant: SONY CORPORATIONInventors: Qimei CUI, Ting FU, Mingliang TAO, Liang ZENG
-
Patent number: 9502602Abstract: A structure of high electron mobility light emitting transistor comprises a substrate, a HEMT region disposed on the substrate, and a gallium nitride LED (GaN-LED) region disposed on the substrate. A two-dimensional electron gas layer is present in each of the HEMI region and the LED region, and the HEMT region is coupled to the LED region through the two-dimensional electron gas layer.Type: GrantFiled: December 31, 2014Date of Patent: November 22, 2016Assignee: NATIONAL TSING HUA UNIVERSITYInventors: Chih-Fang Huang, Yi-Chen Li, Ting-Fu Chang, Keh-Yung Cheng, Yu-Li Wang, Chun-Hung Wu, Wei-Chen Yang, Shao-Yen Chiu
-
Patent number: 9412807Abstract: A semiconductor structure comprises a substrate, an epitaxial layer, an active area and a termination. The substrate has a first conducting type of semiconductor material. The epitaxial layer disposed on the substrate has a first conducting type of semiconductor material. The active area is a working area of the semiconductor structure. The termination protects the active area. The termination has a junction termination extension (JTE) having a second conducting type of semiconductor material. The counter-doped area is disposed in the JTE area and has the first conducting type of semiconductor material. A dose of the first conducting type of semiconductor material in the counter-doped area increases along one direction.Type: GrantFiled: October 1, 2015Date of Patent: August 9, 2016Assignee: NATIONAL TSING HUA UNIVERSITYInventors: Chih-Fang Huang, Ting-Fu Chang, Hua-Chih Hsu, Jheng-Yi Jiang
-
Publication number: 20160218838Abstract: A method, base station, and terminal for dynamic uplink configuration in a wireless communication system, the method including: determining reconfiguration information including a reconfiguration point of time, to employ first uplink and downlink subframe configuration in the first configuration period before the reconfiguration point of time, and to employ second uplink and downlink subframe configuration in a second configuration period after the reconfiguration point of time; and in the last transmission period before the reconfiguration point of time, employing an uplink scheduling timing sequence of a reference uplink and downlink subframe configuration according to an uplink data timing sequence, the reference uplink and downlink subframe configuration including the second uplink and downlink subframe configuration.Type: ApplicationFiled: July 22, 2014Publication date: July 28, 2016Applicant: SONY CORPORATIONInventors: Qimei CUI, Mingliang TAO, Ting FU
-
Publication number: 20160190384Abstract: A structure of high electron mobility light emitting transistor comprises a substrate, a HEMT region disposed on the substrate, and a gallium nitride LED (GaN-LED) region disposed on the substrate. A two-dimensional electron gas layer is present in each of the HEMI region and the LED region, and the HEMT region is coupled to the LED region through the two-dimensional electron gas layer.Type: ApplicationFiled: December 31, 2014Publication date: June 30, 2016Inventors: Chih-Fang HUANG, Yi-Chen LI, Ting-Fu CHANG, Keh-Yung CHENG, Yu-Li WANG, Chun-Hung WU, Wei-Chen YANG, Shao-Yen CHIU
-
Patent number: 9362381Abstract: The present invention discloses an insulated gate bipolar transistor (IGBT) and a manufacturing method thereof. The IGBT includes: a gallium nitride (GaN) substrate, a first GaN layer with a first conductive type, a second GaN layer with a first conductive type, a third GaN layer with a second conductive type or an intrinsic conductive type, and a gate formed on the GaN substrate. The first GaN layer is formed on the GaN substrate and has a side wall vertical to the GaN substrate. The second GaN layer is formed on the GaN substrate and is separated from the first GaN layer by the gate. The third GaN layer is formed on the first GaN layer and is separated from the GaN substrate by the first GaN layer. The gate has a side plate adjacent to the side wall in a lateral direction to control a channel.Type: GrantFiled: December 16, 2015Date of Patent: June 7, 2016Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Fang Huang, Tsung-Yi Huang, Chien-Wei Chiu, Tsung-Yu Yang, Ting-Fu Chang, Tsung-Chieh Hsiao, Ya-Hsien Liu, Po-Chin Peng
-
Publication number: 20160111519Abstract: The present invention discloses an insulated gate bipolar transistor (IGBT) and a manufacturing method thereof. The IGBT includes: a gallium nitride (GaN) substrate, a first GaN layer with a first conductive type, a second GaN layer with a first conductive type, a third GaN layer with a second conductive type or an intrinsic conductive type, and a gate formed on the GaN substrate. The first GaN layer is formed on the GaN substrate and has a side wall vertical to the GaN substrate. The second GaN layer is formed on the GaN substrate and is separated from the first GaN layer by the gate. The third GaN layer is formed on the first GaN layer and is separated from the GaN substrate by the first GaN layer. The gate has a side plate adjacent to the side wall in a lateral direction to control a channel.Type: ApplicationFiled: December 16, 2015Publication date: April 21, 2016Applicant: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Fang Huang, Tsung-Yi Huang, Chien-Wei Chiu, Tsung-Yu Yang, Ting-Fu Chang, Tsung-Chieh Hsiao, Ya-Hsien Liu, Po-Chin Peng
-
Patent number: 9252233Abstract: The present disclosure relates to a method of forming a FinFET device having sidewalls spacers comprising an air gap that provides for a low dielectric constant, and an associated apparatus. In some embodiments, the method is performed by forming a fin of semiconductor material on a semiconductor substrate. A gate structure, having a gate dielectric layer and an overlying gate material layer, is formed at a position overlying the fin of semiconductor material. Sidewall spacers are formed at positions abutting opposing sides of the gate structure. Respective sidewall spacers have a first layer of insulating material abutting the gate structure and a second layer of insulating material separated from the first layer of insulating material by an air gap. By forming the FinFET device to have sidewall spacers with air gaps, the parasitic capacitance of the FinFET device and a corresponding RC time delay are decreased.Type: GrantFiled: March 12, 2014Date of Patent: February 2, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ru-Shang Hsiao, Rou-Han Kuo, Ting-Fu Lin, Sheng-Fu Yu, Tzung-Da Liu, Li-Yi Chen
-
Patent number: 9252219Abstract: The present invention discloses an insulated gate bipolar transistor (IGBT) and a manufacturing method thereof. The IGBT includes: a gallium nitride (GaN) substrate, a first GaN layer with a first conductive type, a second GaN layer with a first conductive type, a third GaN layer with a second conductive type or an intrinsic conductive type, and a gate formed on the GaN substrate. The first GaN layer is formed on the GaN substrate and has a side wall vertical to the GaN substrate. The second GaN layer is formed on the GaN substrate and is separated from the first GaN layer by the gate. The third GaN layer is formed on the first GaN layer and is separated from the GaN substrate by the first GaN layer. The gate has a side plate adjacent to the side wall in a lateral direction to control a channel.Type: GrantFiled: August 20, 2014Date of Patent: February 2, 2016Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Fang Huang, Tsung-Yi Huang, Chien-Wei Chiu, Tsung-Yu Yang, Ting-Fu Chang, Tsung-Chieh Hsiao, Ya-Hsien Liu, Po-Chin Peng
-
Publication number: 20160013902Abstract: A method performing dynamic downlink configuration in a wireless communications system, a base station, and a terminal. The method includes: setting a reconfiguration point to enable a first uplink and downlink subframe configuration to be adopted in a first configuration period before the reconfiguration point and enable a second uplink and downlink subframe configuration to be adopted in a second configuration period after the reconfiguration point; and adopting a reference uplink/downlink subframe configuration adapted for an uplink subframe intersection of respective uplink/downlink subframe configurations for a time sequence of a downlink HARQ process during the predetermined change of the dynamical downlink configuration.Type: ApplicationFiled: December 26, 2013Publication date: January 14, 2016Applicant: SONY CORPORATIONInventors: Qimei CUI, Ting FU, Mingliang TAO, Zhongbin Qin
-
Publication number: 20150279961Abstract: Compared with the typical Si and GaAs material, a wide bandgap material (III-N compound) has the better electronic properties, particularly the operation stability and the temperature sensitivity, and is extremely suitable for the high power electronic application. The invention proposes a high power vertical GaN device for providing the reverse breakdown voltage higher than or equal to 600 V, the lower on-resistance is lower than or equal to 5 m?-cm2 and the forward current as high as 3 A/mm2.Type: ApplicationFiled: March 31, 2014Publication date: October 1, 2015Applicant: NATIONAL TSING HUA UNIVERSITYInventors: CHIH-FANG HUANG, TING-FU CHANG, GE-CHENG LIU, YU-TENG TSENG, SHAO-YEN CHIU
-
Publication number: 20150263122Abstract: The present disclosure relates to a method of forming a FinFET device having sidewalls spacers comprising an air gap that provides for a low dielectric constant, and an associated apparatus. In some embodiments, the method is performed by forming a fin of semiconductor material on a semiconductor substrate. A gate structure, having a gate dielectric layer and an overlying gate material layer, is formed at a position overlying the fin of semiconductor material. Sidewall spacers are formed at positions abutting opposing sides of the gate structure. Respective sidewall spacers have a first layer of insulating material abutting the gate structure and a second layer of insulating material separated from the first layer of insulating material by an air gap. By forming the FinFET device to have sidewall spacers with air gaps, the parasitic capacitance of the FinFET device and a corresponding RC time delay are decreased.Type: ApplicationFiled: March 12, 2014Publication date: September 17, 2015Inventors: Ru-Shang Hsiao, Rou-Han Kuo, Ting-Fu Lin, Sheng-Fu Yu, Tzung-Da Liu, Li-Yi Chen
-
Patent number: 9105757Abstract: The present invention discloses a junction barrier Schottky (JBS) diode and a manufacturing method thereof. The JBS diode includes: an N-type gallium nitride (GaN) substrate; an aluminum gallium nitride (AlGaN) barrier layer, which is formed on the N-type GaN substrate; a P-type gallium nitride (GaN) layer, which is formed on or above the N-type GaN substrate; an anode conductive layer, which is formed at least partially on the AlGaN barrier layer, wherein a Schottky contact is formed between part of the anode conductive layer and the AlGaN barrier layer; and a cathode conductive layer, which is formed on the N-type GaN substrate, wherein an ohmic contact is formed between the cathode conductive layer and the N-type GaN substrate, and the cathode conductive layer is not directly connected to the anode conductive layer.Type: GrantFiled: September 28, 2013Date of Patent: August 11, 2015Assignee: Richtek Technology Corporation, R.O.C.Inventors: Chih-Fang Huang, Tsung-Yi Huang, Chien-Wei Chiu, Tsung-Yu Yang, Ting-Fu Chang, Tsung-Chieh Hsiao, Ya-Hsien Liu, Po-Chin Peng
-
Publication number: 20150084060Abstract: The present invention discloses an insulated gate bipolar transistor (IGBT) and a manufacturing method thereof. The IGBT includes: a gallium nitride (GaN) substrate, a first GaN layer with a first conductive type, a second GaN layer with a first conductive type, a third GaN layer with a second conductive type or an intrinsic conductive type, and a gate formed on the GaN substrate. The first GaN layer is formed on the GaN substrate and has a side wall vertical to the GaN substrate. The second GaN layer is formed on the GaN substrate and is separated from the first GaN layer by the gate. The third GaN layer is formed on the first GaN layer and is separated from the GaN substrate by the first GaN layer. The gate has a side plate adjacent to the side wall in a lateral direction to control a channel.Type: ApplicationFiled: August 20, 2014Publication date: March 26, 2015Applicant: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Fang Huang, Tsung-Yi Huang, Chien-Wei Chiu, Tsung-Yu Yang, Ting-Fu Chang, Tsung-Chieh Hsiao, Ya-Hsien Liu, Po-Chin Peng
-
Patent number: 8984006Abstract: Embodiments include a computer-implemented method that includes identifying a candidate parent entity having one or more characteristics indicative of the entity having a parent hierarchical relationship to another entity of an entity set, identifying a candidate child entity set including entities of the entity set that each have one or more characteristics indicative of the entity having a child hierarchical relationship to the candidate parent entity, comparing characteristics of the candidate parent entity to characteristics of an entity of the candidate child entity set to determine whether a hierarchical relationship exists between the candidate parent entity and the entity of the candidate child entity set, determining that a hierarchical relationship exists between the candidate parent entity and the entity of the candidate child entity set, and updating a hierarchical index to reflect the hierarchical relationship between the candidate parent entity and the entity of the candidate child entity set.Type: GrantFiled: November 7, 2012Date of Patent: March 17, 2015Assignee: Google Inc.Inventors: Yu Wang, Yixin Chai, Fang Chu, Ting Fu, Sean Wonjoon Choi, Guangda Lai, Liu Fang, Li Liu, Ruohao Li
-
Patent number: 8981429Abstract: The present invention discloses a high electron mobility transistor (HEMT) and a manufacturing method thereof. The HEMT device includes: a substrate, a first gallium nitride (GaN) layer; a P-type GaN layer, a second GaN layer, a barrier layer, a gate, a source, and a drain. The first GaN layer is formed on the substrate, and has a stepped contour from a cross-section view. The P-type GaN layer is formed on an upper step surface of the stepped contour, and has a vertical sidewall. The second GaN layer is formed on the P-type GaN layer. The barrier layer is formed on the second GaN layer. two dimensional electron gas regions are formed at junctions between the barrier layer and the first and second GaN layers. The gate is formed on an outer side of the vertical sidewall.Type: GrantFiled: May 20, 2013Date of Patent: March 17, 2015Assignee: Richtek Technology Corporation, R.O.C.Inventors: Chih-Fang Huang, Po-Chin Peng, Tsung-Chieh Hsiao, Ya-Hsien Liu, K. C. Chang, Hung-Der Su, Chien-Wei Chiu, Tsung-Yi Huang, Tsung-Yu Yang, Ting-Fu Chang
-
Publication number: 20150021615Abstract: The present invention discloses a junction barrier Schottky (JBS) diode and a manufacturing method thereof. The JBS diode includes: an N-type gallium nitride (GaN) substrate; an aluminum gallium nitride (AlGaN) barrier layer, which is formed on the N-type GaN substrate; a P-type gallium nitride (GaN) layer, which is formed on or above the N-type GaN substrate; an anode conductive layer, which is formed at least partially on the AlGaN barrier layer, wherein a Schottky contact is formed between part of the anode conductive layer and the AlGaN barrier layer; and a cathode conductive layer, which is formed on the N-type GaN substrate, wherein an ohmic contact is formed between the cathode conductive layer and the N-type GaN substrate, and the cathode conductive layer is not directly connected to the anode conductive layer.Type: ApplicationFiled: September 28, 2013Publication date: January 22, 2015Applicant: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Fang Huang, Tsung-Yi Huang, Chien-Wei Chiu, Tsung-Yu Yang, Ting-Fu Chang, Tsung-Chieh Hsiao, Ya-Hsien Liu, Po-Chin Peng
-
Publication number: 20140187003Abstract: The present invention discloses a high electron mobility transistor (HEMT) and a manufacturing method thereof. The HEMT includes a semiconductor layer, a barrier layer on the semiconductor layer, a piezoelectric layer on the barrier layer, a gate on the piezoelectric layer, and a source and a drain at two sides of the gate respectively, wherein each bandgap of the semiconductor layer, the barrier layer, and the piezoelectric layer partially but not entirely overlaps the other two bandgaps. The gate is formed for receiving a gate voltage. A two dimensional electron gas (2DEG) is formed in a portion of a junction between the semiconductor layer and the barrier layer but not below at least a portion of the piezoelectric layer, wherein the 2DEG is electrically connected to the source and the drain.Type: ApplicationFiled: March 9, 2014Publication date: July 3, 2014Applicant: RICHTEK TECHNOLOGY CORPORATION, R.O.CInventors: Chih-Fang Huang, Chien-Wei Chiu, Ting-Fu Chang, Tsung-Yu Yang, Tsung-Yi Huang