Patents by Inventor Todd Merritt
Todd Merritt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7830221Abstract: Methods and apparatus are disclosed, such as those involving an interconnection layout for an integrated circuit (IC). One such layout includes a plurality of differential pairs of lines. Each differential pair has two lines including one or more parallel portions extending substantially parallel to each other. Each pair also includes a shield line. Each of the shield lines includes one or more parallel portions interposed between the parallel portions of one of the pairs of differential lines. One or more of the shield lines are electrically connected to a voltage reference, such as ground. This layout is believed to reduce or eliminate intra-pair coupling as well as inter-pair coupling.Type: GrantFiled: January 25, 2008Date of Patent: November 9, 2010Assignee: Micron Technology, Inc.Inventor: Todd Merritt
-
Publication number: 20100118632Abstract: Memory devices and methods are provided for reducing simultaneous switching output noise and power supply noise during burst data write and refresh operations. An embodiment of a memory device according to the present invention includes a first power domain coupled to some of the components of the memory device and a second power domain coupled to different components of the memory device. One or more distributed power domain coupling circuits may be coupled to the first and second power domains. The power domain coupling circuit includes a controller configured to generate an enable signal responsive to control signals, data signals, or any combination thereof. The power domain coupling circuit also includes coupling circuitry coupled to the first and second power domains and coupled to the controller. The coupling circuitry is configured to couple the first and second power domains together responsive to the enable signal.Type: ApplicationFiled: November 13, 2008Publication date: May 13, 2010Applicant: Micron Technology, Inc.Inventors: Yantao Ma, Todd Merritt
-
Publication number: 20100097868Abstract: An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating toggling Read/Write control line at cycle frequency. Control line transition terminates access and initializes another burst access. Write cycle times are maximized thereby allowing increases in burst mode operating frequencies. Logic near sense amplifiers control write-data drivers thereby providing maximum write times without crossing current during I/O line equilibration. By gating global write-enable signals with global equilibrate signals locally at sense amps, local write-cycle control signals are provided and valid for essentially the entire cycle time minus an I/O line equilibration period in burst access memory.Type: ApplicationFiled: December 18, 2009Publication date: April 22, 2010Inventors: Todd A. Merritt, Troy A. Manning
-
Patent number: 7681006Abstract: An integrated circuit memory device is designed for high speed data access and for compatibility with existing memory systems. An address strobe signal is used to latch a first address. During a burst access cycle the address is incremented internal to the device with additional address strobe transitions. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at the device cycle frequency. Transitions of the Read/Write control line during a burst access will terminate the burst access, reset the burst length counter and initialize the device for another burst access. The device is compatible with existing Extended Data Out DRAM device pinouts, Fast Page Mode and Extended Data Out Single In-Line Memory Module pinouts, and other memory circuit designs.Type: GrantFiled: December 3, 1997Date of Patent: March 16, 2010Assignee: Micron Technology, Inc.Inventors: Jeffrey S. Mailloux, Kevin J. Ryan, Todd A. Merritt, Brett L. Williams
-
Patent number: 7681005Abstract: An integrated circuit memory device is designed for high speed data access and for compatibility with existing memory systems. An address strobe signal is used to latch a first address. During a burst access cycle the address is incremented internal to the device with additional address strobe transitions. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at the device cycle frequency. Transitions of the Read/Write control line during a burst access will terminate the burst access, reset the burst length counter and initialize the device for another burst access. The device is compatible with existing Extended Data Out DRAM device pinouts, Fast Page Mode and Extended Data Out Single In-Line Memory Module pinouts, and other memory circuit designs.Type: GrantFiled: May 20, 1996Date of Patent: March 16, 2010Assignee: Micron Technology, Inc.Inventors: Jeffrey S. Mailloux, Kevin J. Ryan, Todd A. Merritt, Brett L. Williams
-
Patent number: 7646654Abstract: An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating toggling Read/Write control line at cycle frequency. Control line transition terminates access and initializes another burst access. Write cycle times are maximized thereby allowing increases in burst mode operating frequencies. Logic near sense amplifiers control write-data drivers thereby providing maximum write times without crossing current during I/O line equilibration. By gating global write-enable signals with global equilibrate signals locally at sense amps, local write-cycle control signals are provided and valid for essentially the entire cycle time minus an I/O line equilibration period in burst access memory.Type: GrantFiled: June 23, 2008Date of Patent: January 12, 2010Assignee: Micron Technology, Inc.Inventors: Todd A. Merritt, Troy A. Manning
-
Publication number: 20090189708Abstract: Methods and apparatus are disclosed, such as those involving an interconnection layout for an integrated circuit (IC). One such layout includes a plurality of differential pairs of lines. Each differential pair has two lines including one or more parallel portions extending substantially parallel to each other. Each pair also includes a shield line. Each of the shield lines includes one or more parallel portions interposed between the parallel portions of one of the pairs of differential lines. One or more of the shield lines are electrically connected to a voltage reference, such as ground. This layout is believed to reduce or eliminate intra-pair coupling as well as inter-pair coupling.Type: ApplicationFiled: January 25, 2008Publication date: July 30, 2009Applicant: Micron Technology, Inc,Inventor: Todd Merritt
-
Publication number: 20080259696Abstract: An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating toggling Read/Write control line at cycle frequency. Control line transition terminates access and initializes another burst access. Write cycle times are maximized thereby allowing increases in burst mode operating frequencies. Logic near sense amplifiers control write-data drivers thereby providing maximum write times without crossing current during I/O line equilibration. By gating global write-enable signals with global equilibrate signals locally at sense amps, local write-cycle control signals are provided and valid for essentially the entire cycle time minus an I/O line equilibration period in burst access memory.Type: ApplicationFiled: June 23, 2008Publication date: October 23, 2008Inventors: Todd A. Merritt, Troy A. Manning
-
Patent number: 7397711Abstract: An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating toggling Read/Write control line at cycle frequency. Control line transition terminates access and initializes another burst access. Write cycle times are maximized thereby allowing increases in burst mode operating frequencies. Logic near sense amplifiers control write-data drivers thereby providing maximum write times without crossing current during I/O line equilibration. By gating global write-enable signals with global equilibrate signals locally at sense amps, local write-cycle control signals are provided and valid for essentially the entire cycle time minus an I/O line equilibration period in burst access memory.Type: GrantFiled: May 18, 2006Date of Patent: July 8, 2008Assignee: Micron Technology, Inc.Inventors: Todd A. Merritt, Troy A. Manning
-
Patent number: 7376025Abstract: An apparatus and method using a reduced number of fuses for enabling redundant memory blocks in a semiconductor memory is disclosed. In one embodiment, a redundancy selection module may be configured using selection fuses, wherein each selection fuse selects a pair of repair modules. In another embodiment, a redundancy selection module may be configured using selection fuses, wherein each selection fuse may select a power of two (i.e., 1, 2, 4, 8, etc.) number of repair modules. Each repair module includes fuses programmed with a selected address, such that the repair module may respond when an address input matches the selected address. However, the Least Significant Bit (LSB) is uninvolved in the address programming. Instead, the LSB is compared to the values of the selection fuses. As a result, repair modules select a redundant memory block based on a combination of the selected address comparison and the separate LSB comparison.Type: GrantFiled: January 27, 2006Date of Patent: May 20, 2008Assignee: Micron Technology, Inc.Inventors: Todd A. Merritt, Timothy B. Cowles, Vikram K. Bollu
-
Publication number: 20070239956Abstract: Apparatus and methods may operate to switch between burst modes and pipelined modes without using a WCBR (write and column address select before row address select) cycle, as well as to select an external address data path, instruct a memory to perform a desired memory operation, and perform the desired memory operation until terminated.Type: ApplicationFiled: May 24, 2007Publication date: October 11, 2007Inventors: Jeffrey Mailloux, Kevin Ryan, Todd Merritt, Brett Williams
-
Patent number: 7218561Abstract: An apparatus and method using a reduced number of nonvolatile programming elements for enabling redundant memory blocks in a semiconductor memory is disclosed. A redundancy selection module may be configured using N fuses to configure and select 2N-1 repair modules. Programming fuses effectively separates the repair modules into two sets, those with an even address and those with an odd address. Each repair module contains fuses programmed with a selected address, such that the repair module may respond when an address input matches the selected address. However, the least significant bit is left out of the programming. As a result, repair modules in the even set respond to even addresses matching the selected address and repair modules in the odd set respond to odd addresses matching the selected address. Similar arrangements may be used to reduce the number of enable fuses and disable fuses required for each repair module.Type: GrantFiled: December 5, 2005Date of Patent: May 15, 2007Assignee: Micron Technology, Inc.Inventors: Timothy B. Cowles, Todd A. Merritt
-
Publication number: 20070096324Abstract: A memory integrated circuit having three layers of metallic traces disposed over a substrate assembly including various active devices. The traces are arranged to include I/O traces that are continuous in the third layer across spans of 4 or 8 memory blocks of an array, and that are interspersed on the third layer with non-I/O lines adapted to reduce interference between I/O lines. Column select lines, orthogonal to I/O lines and disposed in the third layer of metallic traces, except in the vicinity of I/O lines, are provided in a linear configuration and shielded from parallel digit lines in the first layer of traces by traces of the intervening second layer of traces. Global bleeder lines disposed in the third layer of traces are adapted to apply a standby voltage to a plurality of sense amplifiers. Other features of the invention include two layer power and ground bus traces, and row decoder and phase driver circuits disposed in throat and gap cell regions respectively.Type: ApplicationFiled: December 20, 2006Publication date: May 3, 2007Inventors: J. Thompson, Todd Merritt
-
Publication number: 20070096323Abstract: A memory integrated circuit having three layers of metallic traces disposed over a substrate assembly including various active devices. The traces are arranged to include I/O traces that are continuous in the third layer across spans of 4 or 8 memory blocks of an array, and that are interspersed on the third layer with non-I/O lines adapted to reduce interference between I/O lines. Column select lines, orthogonal to I/O lines and disposed in the third layer of metallic traces, except in the vicinity of I/O lines, are provided in a linear configuration and shielded from parallel digit lines in the first layer of traces by traces of the intervening second layer of traces. Global bleeder lines disposed in the third layer of traces are adapted to apply a standby voltage to a plurality of sense amplifiers. Other features of the invention include two layer power and ground bus traces, and row decoder and phase driver circuits disposed in throat and gap cell regions respectively.Type: ApplicationFiled: December 20, 2006Publication date: May 3, 2007Inventors: J. Thompson, Todd Merritt
-
Patent number: 7160795Abstract: A method of reducing parasitic capacitance in an integrated circuit having three or more metal levels is described. The method comprises forming a bond pad at least partially exposed at the top surface of the integrated circuit, forming a metal pad on the metal level below the bond pad and forming an underlying metal pad on each of the one or more lower metal levels. In the illustrated embodiments, the ratio of an area of at least one of the underlying metal pads to the area of the bond pad is less than 30%. Parasitic capacitance is thus greatly reduced and signal propagation speeds improved.Type: GrantFiled: November 12, 2002Date of Patent: January 9, 2007Assignee: Micron Technology, Inc.Inventors: Shubneesh Batra, Michael D. Chaine, Brent Keeth, Salman Akram, Troy A. Manning, Brian Johnson, Chris G. Martin, Todd A. Merritt, Eric J. Smith
-
Patent number: 7142443Abstract: A memory device for reducing the number of data read lines needed in a memory device. Specifically, multiple helper flip-flops are used to prefetch data in a memory device. The helper flip-flops are configured to latch one or two of the data bits from a 4-bit prefetch in an alternating periodic fashion, thereby necessitating fewer data lines.Type: GrantFiled: August 19, 2005Date of Patent: November 28, 2006Assignee: Micron Technology Inc.Inventors: Todd A. Merritt, Donald M. Morgan
-
Patent number: 7137050Abstract: An apparatus for testing a memory device having a plurality of data lines includes an input circuit, a compression circuit, and an output circuit. The input circuit is adapted to receive at least a first subset of the data lines and a plurality of enable signals. Each enable signal is associated with at least one of the first subset of data lines. The compression circuit is coupled to the input circuit and is adapted to detect a predetermined pattern on the first subset of data lines. The output circuit is coupled to the compression circuit and adapted to provide at least a pass signal when the predetermined pattern is detected on the first subset of data lines. The input circuit is capable of masking at least one of the first subset of data lines from the compression circuit based on the associated enable signal.Type: GrantFiled: November 13, 2003Date of Patent: November 14, 2006Assignee: Micron Technology, Inc.Inventors: Todd A. Merritt, Nicholas VanHeel
-
Publication number: 20060253665Abstract: Apparatus, systems, and methods may operate to receive an external row address, receive a pipeline/burst select signal, select an external address path if the pipeline/burst signal indicates a pipeline mode of operation, and select an internal address path if the pipeline/burst signal indicates a burst mode of operation.Type: ApplicationFiled: July 11, 2006Publication date: November 9, 2006Inventors: Jeffrey Mailloux, Kevin Ryan, Todd Merritt, Brett Williams
-
Publication number: 20060248293Abstract: Apparatus and methods may operate to switch between burst modes and pipelined modes without using a WCBR (write and column address select before row address select) cycle, as well as to select an external address data path, instruct a memory to perform a desired memory operation, and perform the desired memory operation until terminated.Type: ApplicationFiled: July 10, 2006Publication date: November 2, 2006Inventors: Jeffrey Mailloux, Kevin Ryan, Todd Merritt, Brett Williams
-
Patent number: RE41441Abstract: A maskable data output buffer includes an output stage receiving data signals from a data coder. The signals output from the data coder are normally complementary data signals corresponding to complementary data input signals. However, in response to receiving a mask signal, the data coder forces the output signals to be other than complementary. The output stage normally generates a data output signal corresponding to the complementary data input signals. However, when the data input signals are other than complementary, the output of the output stage assumes a high impedance condition. Since the timing of the high impedance condition is determined from the data signals themselves, the timing of the mask operation is inherently properly timed to the output of the data from the data output buffer.Type: GrantFiled: November 9, 2001Date of Patent: July 13, 2010Assignee: Micron Technology, Inc.Inventor: Todd A. Merritt