Patents by Inventor Tommaso Vali
Tommaso Vali has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240071427Abstract: Control logic in a memory device receives, from a requestor, a request to read data from the memory array, the request comprising an indication of a segment of the memory array where the data is stored and performs, using previously configured read operation parameters, a first read operation to read the data and a write temperature associated with the data from the memory array. The control logic determines whether the previously configured read operation parameters satisfy a temperature criterion and responsive to determining that the previously configured read operation parameters do not satisfy the temperature criterion, configures the memory device with updated read operation parameters, and performs, using the updated read operation parameters, a second read operation to read the data from the memory array.Type: ApplicationFiled: August 24, 2023Publication date: February 29, 2024Inventors: Andrea Giovanni Xotta, Umberto Siciliani, Tommaso Vali
-
Patent number: 11887680Abstract: Over time, the number of write cycles required to successfully program a multi-level cell (MLC) is reduced. Since a hard-coded value does not change over the lifetime of the device, the device may perform too many verify steps at one stage of the device lifetime and wait too long to begin verification at another stage of the device lifetime, reducing performance of the device. As discussed herein, verification for higher voltage level programming is delayed until verification for lower voltage level programming reaches at least a threshold level of success instead of using a hard-coded number of verify steps to skip. As a result, the performance drawbacks associated with skipping a hard-coded number of verify cycles may not occur.Type: GrantFiled: July 26, 2022Date of Patent: January 30, 2024Assignee: Micron Technology, Inc.Inventors: Jeffrey S. McNeil, Jason Lee Nevill, Tommaso Vali
-
Patent number: 11875859Abstract: A memory device might include control circuitry configured to cause the memory device to compare input data to data stored in memory cells connected to a data line, cause a first level of current to flow from the data line in response to a mismatch between one digit of the input data and data stored in a respective pair of memory cells, cause a second level of current to flow from the data line in response to a mismatch between a different digit of the input data and the data stored in a respective pair of memory cells, compare a representation of a level of current in the data line to a reference, and deem the input data to potentially match or not match the data stored in the plurality of memory cells in response to the comparison.Type: GrantFiled: March 2, 2021Date of Patent: January 16, 2024Assignee: Micron Technology, Inc.Inventors: Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis, Tommaso Vali
-
Patent number: 11842078Abstract: A memory device includes a memory array configured with a plurality of memory planes, and control logic, operatively coupled with the memory array. The control logic performs a plurality of asynchronous memory access operations on the plurality of memory planes, detects an occurrence of an asynchronous interrupt event, and initiates a termination procedure for each of the plurality of asynchronous memory access operations to permit each of the plurality of asynchronous memory access operations to end at different times. In response to a first memory access operation of the plurality of asynchronous memory access operations ending, the control logic asserts a command result signal, wherein the command result signal is de-asserted automatically in response to receipt of a subsequent memory access command directed to any of the plurality of memory planes, and asserts a persistent event register signal, wherein the command result signal is de-asserted in response to receipt of a clear event register command.Type: GrantFiled: January 31, 2022Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventors: Andrea Giovanni Xotta, Guido Luciano Rizzo, Umberto Siciliani, Tommaso Vali, Luca De Santis, Walter Di Francesco
-
Publication number: 20230393994Abstract: In some implementations, a memory device may resolve a set of latches of a NAND page buffer to a set of initialized values. The memory device may obtain a NAND page buffer initialized data set from the set of initialized values of the set of latches. The memory device may generate a security key using the NAND page buffer initialized data set.Type: ApplicationFiled: July 22, 2022Publication date: December 7, 2023Inventors: Jeremy BINFET, Lance Walker DOVER, Tommaso VALI, Walter DI FRANCESCO
-
Publication number: 20230393739Abstract: In some implementations, a memory device may receive a command to read data in a first format from non-volatile memory, the data being stored in a second format in the non-volatile memory, the second format comprising a plurality of copies of the data in the first format. The memory device may compare, using an error correction circuit, the plurality of copies of the data to determine a dominant bit state for bits of the data. The memory device may store the dominant bit state for bits of the data in the non-volatile memory as error-corrected data in the first format. The memory device may cause the error-corrected data to be read from the non-volatile memory in the first format as a response to the command to read the data in the first format.Type: ApplicationFiled: October 24, 2022Publication date: December 7, 2023Inventors: Jeremy BINFET, Tommaso VALI, Walter DI FRANCESCO, Luigi PILOLLI, Angelo COVELLO, Andrea D'ALESSANDRO, Agostino MACEROLA, Cristina LATTARO, Claudia CIASCHI
-
Publication number: 20230384951Abstract: A memory device may be configured to receive a command to access a block of memory that is one of multiple blocks of memory included in the memory device. The memory device may be configured to receive a cryptographic signature associated with the command. The memory device may be configured to enable or disable access to the block of memory based on the command and based on the cryptographic signature. The memory device may be capable of separately restricting access to each individual block of the multiple blocks.Type: ApplicationFiled: May 26, 2022Publication date: November 30, 2023Inventors: Jeremy BINFET, Lance Walker DOVER, Robert William STRONG, Walter DI FRANCESCO, Tommaso VALI, Jeffrey Scott MCNEIL, JR.
-
Publication number: 20230335199Abstract: A memory device may be configured to perform an erase verify read operation to read from a plurality of access lines of a block of memory. The memory device may be configured to determine, based on performing the erase verify read operation, a quantity of access lines for which a corresponding page has been programmed, wherein each access line provides access to one or more pages of memory. The memory device may be configured to identify a most recently programmed page of the block of memory based on the determined quantity of access lines.Type: ApplicationFiled: April 19, 2022Publication date: October 19, 2023Inventors: Jeremy BINFET, Walter DI FRANCESCO, Tommaso VALI, Jeffrey Scott MCNEIL, JR.
-
Publication number: 20230230639Abstract: Power consumption of sensing circuitry in a NAND Flash device is reduced by reducing the voltage supply to a portion of logic circuits in sensing circuitry. A first power domain provides power to a first portion of the logic circuits in the sensing circuity and a second power domain provides power to a second portion of the logic circuits in the sensing circuitry. The first power domain has a higher voltage than the second power domain.Type: ApplicationFiled: March 28, 2023Publication date: July 20, 2023Inventors: Mattia CICHOCKI, Violante MOSCHIANO, Tommaso VALI, Guido Luciano RIZZO, Chang Wan HA, Richard FASTOW
-
Patent number: 11704047Abstract: A system includes a memory array, a thermometer, and control logic, operatively coupled with the memory array and the thermometer, to perform operations including causing the thermometer to obtain a first temperature result, monitoring a time since obtaining the first temperature result, determining whether the time satisfies a threshold time condition, in response to determining that the time satisfies the threshold time condition, causing the thermometer to obtain a second temperature result from an automatic temperature reading, determining a difference between the second temperature result and a previously stored temperature result, and filtering the second temperature result based on the difference to obtain a new stored temperature result.Type: GrantFiled: November 29, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Michele Piccardi, Umberto Siciliani, Tommaso Vali, Enrico Favaro
-
Patent number: 11682458Abstract: Memory devices might include a plurality of memory cell pairs each configured to be programmed to store a digit of data; and control circuitry configured to cause the memory device to compare the stored digit of data of each memory cell pair to a received digit of data, determine whether a match condition or a no-match condition is indicated between the stored digit of data of each memory cell pair and the received digit of data, and deem a match condition to be met between the received digit of data and the stored digits of data of the plurality of memory cell pairs in response to a match condition being determined for a majority of memory cell pairs of the plurality of memory cell pairs.Type: GrantFiled: December 6, 2021Date of Patent: June 20, 2023Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Vishal Sarin
-
Publication number: 20230059543Abstract: A memory device includes a memory array comprising a plurality of memory planes, wherein the plurality of memory planes are arranged in a plurality of independent plane groups, and wherein each of the plurality of independent plane groups comprises one or more of the plurality of memory planes. The memory device further includes a plurality of independent analog driver circuits coupled to the memory array, wherein a respective one of the plurality of independent analog driver circuits is associated with a respective one of the plurality of independent plane groups. The memory device further includes a common analog circuit coupled to the memory array, wherein the common analog circuit is shared by the plurality of independent analog driver circuits and the plurality of independent plane groups.Type: ApplicationFiled: August 15, 2022Publication date: February 23, 2023Inventors: Andrea Giovanni Xotta, Dheeraj Srinivasan, Ali Mohammadzadeh, Karl D. Schuh, Guido Luciano Rizzo, Jung Sheng Hoei, Michele Piccardi, Tommaso Vali, Umberto Siciliani, Rohitkumar Makhija, June Lee, Aaron S. Yip, Daniel J. Hubbard
-
Publication number: 20230037884Abstract: A memory device includes a memory array comprising a plurality of wordlines, and control logic, operatively coupled with the memory array. The control logic causes a measurement programming pulse to be sequentially applied to each of the plurality of wordlines of the memory array and determines respective threshold voltages stored in a number of memory cells associated with each of the plurality of wordlines. The control logic further determines a difference in the respective threshold voltages based on a location of the number of memory cells within each wordline and determines a respective resistance-capacitance (RC) time constant for each of the plurality of wordlines in view of the difference in the respective threshold voltages.Type: ApplicationFiled: July 19, 2022Publication date: February 9, 2023Inventors: Tommaso Vali, Agostino Macerola
-
Patent number: 11568940Abstract: Memory having a controller configured to cause the memory to determine a respective raw data value of a plurality of possible raw data values for each memory cell of a plurality of memory cells, count occurrences of each raw data value for a first set of memory cells of the plurality of memory cells, store a cumulative number of occurrences for each raw data value, determine a plurality of valleys of the stored cumulative number of occurrences for each raw data value with each valley corresponding to a respective raw data value of the plurality of possible raw data values, and, for each memory cell of a second set of memory cells of the plurality of memory cells, determine a data value for that memory cell in response to the raw data value for that memory cell and the respective raw data values of the plurality of valleys.Type: GrantFiled: August 23, 2021Date of Patent: January 31, 2023Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Luca De Santis, Ramin Ghodsi
-
Patent number: 11550717Abstract: Apparatuses and methods for concurrently accessing different memory planes are disclosed herein. An example apparatus may include a controller associated with a queue configured to maintain respective information associated with each of a plurality of memory command and address pairs. The controller is configured to select a group of memory command and address pairs from the plurality of memory command and address pairs based on the information maintained by the queue. The example apparatus further includes a memory configured to receive the group of memory command and address pairs. The memory is configured to concurrently perform memory access operations associated with the group of memory command and address pairs.Type: GrantFiled: August 22, 2019Date of Patent: January 10, 2023Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Andrea Giovanni Xotta, Umberto Siciliani, Luca DeSantis, Michele Incarnati
-
Publication number: 20220405002Abstract: A system includes a memory array, a thermometer, and control logic, operatively coupled with the memory array and the thermometer, to perform operations including causing the thermometer to obtain a first temperature result, monitoring a time since obtaining the first temperature result, determining whether the time satisfies a threshold time condition, in response to determining that the time satisfies the threshold time condition, causing the thermometer to obtain a second temperature result from an automatic temperature reading, determining a difference between the second temperature result and a previously stored temperature result, and filtering the second temperature result based on the difference to obtain a new stored temperature result.Type: ApplicationFiled: November 29, 2021Publication date: December 22, 2022Inventors: Agostino Macerola, Michele Piccardi, Umberto Siciliani, Tommaso Vali, Enrico Favaro
-
Publication number: 20220405013Abstract: A memory device includes a memory array configured with a plurality of memory planes, and control logic, operatively coupled with the memory array. The control logic performs a plurality of asynchronous memory access operations on the plurality of memory planes, detects an occurrence of an asynchronous interrupt event, and initiates a termination procedure for each of the plurality of asynchronous memory access operations to permit each of the plurality of asynchronous memory access operations to end at different times. In response to a first memory access operation of the plurality of asynchronous memory access operations ending, the control logic asserts a command result signal, wherein the command result signal is de-asserted automatically in response to receipt of a subsequent memory access command directed to any of the plurality of memory planes, and asserts a persistent event register signal, wherein the command result signal is de-asserted in response to receipt of a clear event register command.Type: ApplicationFiled: January 31, 2022Publication date: December 22, 2022Inventors: Andrea Giovanni Xotta, Guido Luciano Rizzo, Umberto Siciliani, Tommaso Vali, Luca De Santis, Walter Di Francesco
-
Patent number: 11508447Abstract: Memories might include a plurality of strings of memory cells, a plurality of access lines each connected to the strings of memory cells, and a controller configured to cause the memory to determine a particular voltage level applied to each of the access lines that is deemed to activate each memory cell of a first subset of the strings of series-connected memory cells programmed to store respective data states that are each lower than or equal to a first data state of a plurality of data states, apply the particular voltage level to a particular access line of the plurality of access lines, and for each memory cell connected to the particular access line that is contained in a second subset of the strings of series-connected memory cells, determine whether that memory cell is deemed to be activated while applying the particular voltage level to the particular access line.Type: GrantFiled: June 10, 2021Date of Patent: November 22, 2022Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Ramin Ghodsi
-
Publication number: 20220359025Abstract: Over time, the number of write cycles required to successfully program a multi-level cell (MLC) is reduced. Since a hard-coded value does not change over the lifetime of the device, the device may perform too many verify steps at one stage of the device lifetime and wait too long to begin verification at another stage of the device lifetime, reducing performance of the device. As discussed herein, verification for higher voltage level programming is delayed until verification for lower voltage level programming reaches at least a threshold level of success instead of using a hard-coded number of verify steps to skip. As a result, the performance drawbacks associated with skipping a hard-coded number of verify cycles may not occur.Type: ApplicationFiled: July 26, 2022Publication date: November 10, 2022Inventors: Jeffrey S. McNeil, Jason Lee Nevill, Tommaso Vali
-
Patent number: 11437103Abstract: A method can include applying a first voltage to a first memory cell to activate the first memory cell, applying a second voltage to a second memory cell coupled in series with the first memory cell to activate the second memory cell so that current flows through the first and second memory cells, and generating an output responsive to the current. The first voltage and a threshold voltage of the second memory cell can be such that the current is proportional to a product of the first voltage and the threshold voltage of the second memory cell.Type: GrantFiled: December 4, 2020Date of Patent: September 6, 2022Assignee: Micron Technology, Inc.Inventors: Umberto Minucci, Tommaso Vali, Fernanda Irrera, Luca De Santis