Patents by Inventor Tong Yu
Tong Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6361929Abstract: The present invention relates to a method of removing a photo-resist layer from a semiconductor wafer. The semiconductor wafer comprises an inter-metal dielectric layer (IMD), and a photo-resist layer positioned on the IMD. The method comprises performing a dry cleaning process by injecting a nitrogen-containing gas into an oxygen-free environment and utilizing a plasma reaction to remove most of the photo-resist layer, and performing a wet cleaning process to completely remove the photo-resist layer.Type: GrantFiled: August 13, 1999Date of Patent: March 26, 2002Assignee: United Microelectronics Corp.Inventors: Hsein-Ta Chung, Yi-Yu Hsu, Tong-Yu Chen, Tri-Rung Yew
-
Patent number: 6352938Abstract: A method of manufacturing metallic interconnects. A substrate has a copper line formed therein. An inter-metal dielectric layer is formed over the substrate and the copper line. A patterned photoresist layer is formed over the inter-metal dielectric layer. The inter-metal dielectric layer is etched to form a trench and a contact opening that exposes a portion of the copper line, wherein the contact opening is under the trench. At a low temperature and using a plasma derived from a gaseous mixture N2H2 (H2:4%)/O2, the photoresist layer is removed. Any copper oxide layer formed on the copper line in the process of removing photoresist material is reduced back to copper using gaseous N2H2 (H2:4%). A barrier layer conformal to the trench and the contact opening profile is formed. Copper is deposited to form a conformal first copper layer over the trench and the contact opening.Type: GrantFiled: December 9, 1999Date of Patent: March 5, 2002Assignee: United Microelectronics Corp.Inventors: Tong-Yu Chen, Hsi-Ta Chuang, Chan-Lon Yang
-
Patent number: 6316311Abstract: A method of forming borderless contacts is provided. A substrate is provided. The substrate has at least a logic region and a memory region. A MOS transistor and a STI structure are formed on the logic region. The MOS transistor comprises a gate, a source/drain region and a cap insulating layer on the gate. An etching stop layer is formed on the substrate to cover the MSO transistor and the STI structure. A dielectric layer is formed in the etching stop layer. The dielectric layer, the etching stop layer and the cap insulating layer are partially removed to form a first opening according to the pattern of a first mask layer. The first opening exposes the gate. According to the pattern of a second mask layer, the dielectric layer and the etching stop layer are partially removed to form openings, which expose the source/drain region, in the dielectric layer.Type: GrantFiled: December 1, 1998Date of Patent: November 13, 2001Assignee: United Microelectronics Corp.Inventors: Tung-Po Chen, Tong-Yu Chen, Keh-Ching Huang, Jacob Chen
-
Patent number: 6307174Abstract: A method for high-density plasma etching. A substrate is provided. A material layer is formed on the substrate. A patterned photo-resist layer is formed on the oxide layer. The material layer is patterned by the high-density plasma etching, simultaneously, a formation of a barrier layer over the substrate with the patterning process is suppressed and nitrogen gas generated in the patterned photo-resist layer is reduced.Type: GrantFiled: March 22, 2000Date of Patent: October 23, 2001Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Michael W C Huang, Tong-Yu Chen
-
Patent number: 6306757Abstract: A metallization method for forming multilevel interconnect is disclosed. The method includes firstly providing a first conductor layer on which there is a dielectric layer. A glue layer is then formed on the dielectric layer, followed by forming an opening from top surface of the glue layer to the first conductor layer. After forming a barrier layer on the glue layer and all surfaces in the opening, a second conductor is formed on the barrier layer and fills the opening. Subsequently, the second conductor layer and the barrier layer are removed until the glue layer exposes. A third conductor is defined on the glue layer and the second conductor. The product will solve the problem of high via resistivity caused by stripping solvent and etchant.Type: GrantFiled: June 2, 1999Date of Patent: October 23, 2001Assignee: United Microelectronics Corp.Inventors: Keh-Ching Huang, Ming-Sheng Yang, Tong-Yu Chen, Tzu-Guey Jung
-
Publication number: 20010023132Abstract: A method for controlling the critical dimension of a contact opening in a dielectric layer. A substrate has a dielectric layer formed thereon. A hard mask layer is formed over the dielectric layer. A photosensitive layer is formed over the hard mask layer. The photosensitive layer is patterned to expose a portion of the hard mask layer inside a desired contact opening region. A first etching operation is carried out to remove the hard mask layer within the contact opening region so that a portion of the dielectric layer is exposed. A second etching operation is carried out to remove the dielectric layer within the contact opening region, thereby forming the contact opening.Type: ApplicationFiled: August 25, 1999Publication date: September 20, 2001Inventors: TONG-YU CHEN, CHAN-LON YANG
-
Publication number: 20010014529Abstract: A method of manufacturing metallic interconnects. A substrate has a copper line formed therein. An inter-metal dielectric layer is formed over the substrate and the copper line. A patterned photoresist layer is formed over the inter-metal dielectric layer. The inter-metal dielectric layer is etched to form a trench and a contact opening that exposes a portion of the copper line, wherein the contact opening is under the trench. At a low temperature and using a plasma derived from a gaseous mixture N2H2 (H2:4%)/O2, the photoresist layer is removed. Any copper oxide layer formed on the copper line in the process of removing photoresist material is reduced back to copper using gaseous N2H2 (H2:4%). A barrier layer conformal to the trench and the contact opening profile is formed. Copper is deposited to form a conformal first copper layer over the trench and the contact opening.Type: ApplicationFiled: December 9, 1999Publication date: August 16, 2001Inventors: TONG-YU CHEN, HSI-TA CHUANG, CHAN-LON YANG
-
Publication number: 20010005638Abstract: A method described for removing a photoresist/polymers layer on a substrate. The method comprises the steps of providing a wafer having an oxide layer, a photoresist/polymers layer, an opening penetrating through the photoresist/polymers layer and the oxide layer, and the sidewall polymer on the surface of photoresist layer and the oxide layer. An in-situ plasma-etching step using an additional gas mixed with oxygen as source is performed to remove the photoresist/polymers layer without residues, no damages to substrate and oxide and no changes on the critical dimension of the opening during etching step.Type: ApplicationFiled: February 23, 2001Publication date: June 28, 2001Inventors: Chan-Lon Yang, Tong-Yu Chen, Michael W.C. Huang
-
Patent number: 6221772Abstract: The present invention provides a method of in-situ cleaning polymers from holes on a semiconductor wafer and in-situ removing the silicon nitride layer. The semiconductor wafer comprising a substrate, a silicon nitride (Si3N4) layer on the substrate, a silicon oxide (SiO2) layer on the silicon nitride layer, and a photo-resist layer on the silicon oxide layer. The silicon oxide layer and the photo-resist layer have a hole extending down to the silicon nitride layer. The hole contains polymer left after etching of the silicon oxide layer. The method comprises performing a in-situ plasma ashing process by injecting oxygen (O2) and argon (Ar) to completely remove the photo-resist layer and the polymer remaining within the hole. Subsequently, the silicon nitride layer was removed in the same chamber. The flow rate of O2 is maintained between 50˜2000 sccm (standard cubic centimeter per minute) and the flow rate of Ar is maintained between 50˜500 sccm.Type: GrantFiled: July 14, 1999Date of Patent: April 24, 2001Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen, Wei-Che Huang
-
Patent number: 6218084Abstract: A method described for removing a photoresist/polymers layer on a substrate. The method comprises the steps of providing a wafer having an oxide layer, a photoresist/polymers layer, an opening penetrating through the photoresist/polymers layer and the oxide layer, and the sidewall polymer on the surface of photoresist layer and the oxide layer. An in-situ plasma-etching step using an additional gas mixed with oxygen as source is performed to remove the photoresist/polymers layer without residues, no damages to substrate and oxide and no changes on the critical dimension of the opening during etching step.Type: GrantFiled: December 15, 1998Date of Patent: April 17, 2001Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen, Michael W C Huang
-
Patent number: 6184147Abstract: A method for forming a high aspect ration (HAR>4:1) borderless contact hole is described. The method forms a contact/via hole in the silicon oxide layer by performing an etching process with an etchant, C4F8/C2F6,/Ar/CO or C4F8/Ar/CO, on an etcher. The etcher includes a ring, a roof, a chiller and a chamber. The etchant used in the etching process is controlled under conditions including a C4F8 flow of about 10 to 20 sccm, a CO flow of about 1 to 100 sccm, and an Ar flow of about 100 to 500 sccm. The flow of C2F6 is about 0.5 to 1.5 times that of C4F8. The conditions of the etcher include a roof temperature of about 150 to 300° C., a chiller temperature of about −20 to 20° C., a wall temperature of about 150 to 400° C., a ring temperature of about 150 to 400° C., and a pressure within the chamber of about 4 to 50 mtorr. By controlling the chamber pressure and the deposition rate of the polymer molecules, a properly profiled contact hole is obtained.Type: GrantFiled: March 5, 1999Date of Patent: February 6, 2001Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen, Keh-Ching Huang
-
Patent number: 6184142Abstract: A simplified method is disclosed for etching low k organic dielectric film. A substrate is provided with a hardmask layer and low k organic dielectric layer formed thereon in which hardmask layer is on the dielectric layer. A layer of photoresist is formed on the hardmask layer and imaged with a pattern by exposure through a dark field mask. As a key step, the pattern is transferred into the hardmask layer by dry etching and then the photoresist is stripped in-situ. Then, the interconnect is formed by using dry etching the low k organic dielectric layer using the hardmask layer as a mask, and readying it for the next semiconductor process.Type: GrantFiled: April 26, 1999Date of Patent: February 6, 2001Assignee: United Microelectronics Corp.Inventors: Hsien-Ta Chung, Chan-Lon Yang, Tong-Yu Chen, Tri-Rung Yew
-
Patent number: 6180532Abstract: A method for forming a contact hole in a silicon oxide layer formed over a silicon nitride layer and a substrate performs an etching process with an etchant, C4F8/Ar or C4F8/C2F6/Ar, on an inductively coupled plasma etcher. The inductively coupled plasma etcher contains a chamber, a ring, and a roof. The etchant used in the etching process is controlled by conditions that include a C4F8 flow of about 10 to 20 sccm, a CO flow of less than about 100 sccm, and an Ar flow of about 50 to 500 sccm. In the meantime, the conditions of the inductively coupled plasma etcher include a roof temperature of about 150 to 300 ° C., a ring temperature of about 150 to 400 ° C., and a pressure within the chamber of about 4 to 50 mtorr. By performing a plasma etching process under the foregoing conditions, a properly profiled contact hole is obtained.Type: GrantFiled: December 15, 1998Date of Patent: January 30, 2001Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen, Tsu-An Lin
-
Patent number: 6147007Abstract: The present invention relates to a method of forming a contact hole on the semiconductor wafer. The semiconductor wafer comprises, in ascending order, a substrate, a silicon nitride layer, a silicon oxide layer, and a photo-resist layer. There is a hole in the photo-resist layer. The method comprises: (1) performing a first anisotropic etching process in a downward direction to remove the silicon oxide layer under the hole down to the surface of the silicon nitride layer to form a recess; (2) performing an in-situ plasma cleaning process to entirely remove the polymer material remaining at the bottom of the recess; (3) performing an in-situ second anisotropic etching process in a downward direction to remove the silicon nitride layer from the bottom of the recess down to the surface of the substrate to form the contact hole; (4) performing another in-situ cleaning process to entirely remove the polymer material remaining at the bottom of the contact hole.Type: GrantFiled: June 11, 1999Date of Patent: November 14, 2000Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Wei-Che Huang, Tong-Yu Chen
-
Patent number: 6139702Abstract: A seasoning process for an etcher which is performed before etching a dielectric layer to expose a metal silicide layer. The seasoning process includes the first plasma sputtering process and the second plasma sputtering process. A wafer containing the metal silicide layer thereon is placed in the etcher with an etchant and the first plasma sputtering process is performed. Several silicon wafers are successively placed in the etcher to perform the second plasma sputtering process.Type: GrantFiled: March 5, 1999Date of Patent: October 31, 2000Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen, Michael W C Huang
-
Patent number: 6083845Abstract: An etching method used in the high density plasma etching system to etch a silicon oxide dielectric layer to form openings of different depths. The method uses a mixture of C.sub.4 H.sub.8, CH.sub.2 F.sub.2, and Ar as an etching gas source to etch the silicon oxide dielectric layer, forming a plurality of openings of a first depth. A mixture of C.sub.4 H.sub.8, CO, and Ar is used as an etching gas source to etch the silicon oxide dielectric layer exposed by the first opening, so that the opening is deepened to the second depth. Using a mixture of C.sub.4 H.sub.8, CH.sub.2 F.sub.2, CO, and Ar as the etching gas source, the silicon oxide dielectric layer exposed by the opening is etched, so that the openings are deepened to the third depth and the fourth depth.Type: GrantFiled: February 23, 1999Date of Patent: July 4, 2000Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen
-
Patent number: 6010968Abstract: A multilevel contact etching method to form a contact opening is provided. The method contains using an inductively coupled plasma (ICP) etcher to produce a high plasma density condition. The plasma gas etchant is composed of C.sub.4 F.sub.8 /CH.sub.2 F.sub.2 /CO/Ar with a ratio of 3:4:12:80 so that silicon nitride can be selectively etched while the silicon and silicide are not etched. Each content ratio of the plasma gas etchant allows a variance of about 20%. Wall temperature of the ICP etcher is about 100.degree. C.-300.degree. C. A cooling system for a wafer pad is about -20.degree. C.-20.degree. C. Chamber pressure is about 5-100 mtorr. Bias power on the wafer pad is about 1000 W-3000 W. Source power of an inductance coil is about 500 W-3000 W.Type: GrantFiled: December 24, 1998Date of Patent: January 4, 2000Assignee: United Microelectronics Corp.Inventors: Chan-Lon Yang, Tong-Yu Chen, Keh-Ching Huang
-
Patent number: 5994233Abstract: An oxide etching method using low-medium density plasma includes a first etching step to pre-etch the oxide layer with low etching selectivity etchant to pre-form a contact opening and a monitoring opening. The low etching selectivity etchant can also etch the photoresist layer and the photoresist reaction residue. Then, a second etching with high etching selectivity on the oxide is performed to completely form the contact opening with a SAC property and the monitoring opening. The openings expose the substrate.Type: GrantFiled: October 14, 1998Date of Patent: November 30, 1999Assignee: United Microelectronics Corp.Inventors: Tong-Yu Chen, Chan-Lon Yang, Tsu-An Lin
-
Patent number: 5706473Abstract: A computer system having a computer model of a Finite State Machine (FSM). The computer system includes a processor coupled to receive and manipulate the computer model, and a memory. The memory includes a computer model. The computer model includes, a first set of inputs, a first set of delayed inputs, a first set of outputs and a first set of delayed outputs. The computer model has a first output of the first set of outputs corresponding to a first input of the first set of inputs, a first delayed input of the first set of inputs and a first delayed output of the first set of delayed outputs.Type: GrantFiled: March 31, 1995Date of Patent: January 6, 1998Assignee: Synopsys, Inc.Inventors: Tonny Kai Tong Yu, Shir-Shen Chang, Janet Lynn O'Neil