Patents by Inventor Travis R. Hebig
Travis R. Hebig has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9287873Abstract: A level shifter circuit for coupling a first circuit, that uses a first supply voltage, with a second circuit, that uses a second supply voltage, includes an input node to receive an input signal and an output node to output to a level-shifted output signal corresponding with the input signal. An idle state on the input node corresponds with a particular binary logic value that is maintained for a first time period, and which is detected by a detection sub-circuit. Further, the level shifter circuit includes a first inverter that uses the second supply voltage, and has a feedback path between the input and output of the first inverter. The feedback path includes a first resistive element and a first transmission gate. The first transmission gate is configurable to open the feedback path when the detection sub-circuit detects an idle state on the input node of the level shifter circuit.Type: GrantFiled: August 20, 2014Date of Patent: March 15, 2016Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Patent number: 9281023Abstract: Disclosed are single-ended sensing circuits. Each of the sensing circuits comprises at least a sense amplifier connected to a sense node, an isolation field effect transistor (FET) connected in series between the sense node and a signal line node, and a pre-charged device connected to the sense node. In order to achieve a relatively fast pre-charge of both the sense and signal line nodes and to also achieve a relatively fast and accurate sense of the sense node, the single-ended circuits further incorporate a variable reference voltage generator connected to the gate of the isolation FET for selectively applying different reference voltages to the gate during pre-charging and sensing operations, respectively, and/or a second pre-charge device connected to the signal line node for facilitating pre-charging of that signal line node.Type: GrantFiled: January 3, 2014Date of Patent: March 8, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Travis R. Hebig
-
Publication number: 20160059166Abstract: One or more brevetoxins or other toxins produced by red tides or other harmful algal blooms (HABs) are removed from a body of water by contacting an aqueous phase containing water, algae and one or more HAB-produced toxins with an organic phase, extracting the one or more toxins into the organic phase, and separating the organic phase enriched in the one or more toxins from the aqueous phase depleted in the one or more toxins. In some embodiments, the organic phase is comprised of vegetable oil, mineral oil, or other suitable oil. In some embodiments, an annular centrifugal contactor is used to accomplish the contacting, extracting, and separating. In some embodiments, the toxin-depleted aqueous phase is pumped back into the source of the aqueous phase, and the toxin-enriched organic phase is recirculated until a predetermined threshold concentration of the one or more toxins is met.Type: ApplicationFiled: October 27, 2014Publication date: March 3, 2016Inventors: Travis R. Hebig, Joseph Kuczynski, Steven R. Nickel
-
Publication number: 20160060138Abstract: One or more brevetoxins or other toxins produced by red tides or other harmful algal blooms (HABs) are removed from a body of water by contacting an aqueous phase containing water, algae and one or more HAB-produced toxins with an organic phase, extracting the one or more toxins into the organic phase, and separating the organic phase enriched in the one or more toxins from the aqueous phase depleted in the one or more toxins. In some embodiments, the organic phase is comprised of vegetable oil, mineral oil, or other suitable oil. In some embodiments, an annular centrifugal contactor is used to accomplish the contacting, extracting, and separating. In some embodiments, the toxin-depleted aqueous phase is pumped back into the source of the aqueous phase, and the toxin-enriched organic phase is recirculated until a predetermined threshold concentration of the one or more toxins is met.Type: ApplicationFiled: September 3, 2014Publication date: March 3, 2016Inventors: Travis R. Hebig, Joseph Kuczynski, Steven R. Nickel
-
Patent number: 9218880Abstract: A TCAM may have a plurality of rows of cells. Each row may have a match line. Each cell may have elements for storing first and second bits, and compare circuitry associated to determine matches between a bit of a search word and data stored in the cell. For at least one first row of the rows, the TCAM includes a valid row cell having at least one element to store a partial update indication. The valid row cell may cause the match line associated with the first row to signal that the first row does not match a search word when the partial update indication associated with the first row is enabled. When the partial update indication associated with the first row is disabled, the determination of matches with a search word is performed solely by the compare circuitry without influence of the valid row cell.Type: GrantFiled: May 20, 2014Date of Patent: December 22, 2015Assignee: International Business Machines CorporationInventors: Igor Arsovski, Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Publication number: 20150349779Abstract: A level shifter circuit for coupling a first circuit, that uses a first supply voltage, with a second circuit, that uses a second supply voltage, includes an input node to receive an input signal and an output node to output to a level-shifted output signal corresponding with the input signal. An idle state on the input node corresponds with a particular binary logic value that is maintained for a first time period, and which is detected by a detection sub-circuit. Further, the level shifter circuit includes a first inverter that uses the second supply voltage, and has a feedback path between the input and output of the first inverter. The feedback path includes a first resistive element and a first transmission gate. The first transmission gate is configurable to open the feedback path when the detection sub-circuit detects an idle state on the input node of the level shifter circuit.Type: ApplicationFiled: August 20, 2014Publication date: December 3, 2015Inventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Publication number: 20150349778Abstract: A level shifter circuit for coupling a first circuit, that uses a first supply voltage, with a second circuit, that uses a second supply voltage, includes an input node to receive an input signal and an output node to output to a level-shifted output signal corresponding with the input signal. An idle state on the input node corresponds with a particular binary logic value that is maintained for a first time period, and which is detected by a detection sub-circuit. Further, the level shifter circuit includes a first inverter that uses the second supply voltage, and has a feedback path between the input and output of the first inverter. The feedback path includes a first resistive element and a first transmission gate. The first transmission gate is configurable to open the feedback path when the detection sub-circuit detects an idle state on the input node of the level shifter circuit.Type: ApplicationFiled: June 2, 2014Publication date: December 3, 2015Applicant: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Patent number: 9196671Abstract: A semiconductor device may include a through substrate via (TSV) conductive structure that may extend vertically through two or more layers of the semiconductor device. The TSV conductive structure may be coupled to a first voltage supply. The semiconductor device may include substrate layer. The substrate layer may include a first dopant region and a second dopant region. The first dopant region may be coupled to a second voltage supply. The second dopant region may be in electrical communication with the TSV conductive structure. The semiconductor device may include a first metal layer and a first insulator layer disposed between the substrate layer and the first metal layer. The first metal layer may laterally contact the TSV conductive structure. The first and second voltage supply may be adapted to create a capacitance at a junction between the first dopant region and the second dopant region.Type: GrantFiled: November 2, 2012Date of Patent: November 24, 2015Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, John E. Sheets, II
-
Patent number: 9153638Abstract: A semiconductor device may include a through substrate via (TSV) conductive structure that may extend vertically through two or more layers of the semiconductor device. The TSV conductive structure may be coupled to a first voltage supply. The semiconductor device may include substrate layer. The substrate layer may include a first dopant region and a second dopant region. The first dopant region may be coupled to a second voltage supply. The second dopant region may be in electrical communication with the TSV conductive structure. The semiconductor device may include a first metal layer and a first insulator layer disposed between the substrate layer and the first metal layer. The first metal layer may laterally contact the TSV conductive structure. The first and second voltage supply may be adapted to create a capacitance at a junction between the first dopant region and the second dopant region.Type: GrantFiled: February 11, 2013Date of Patent: October 6, 2015Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, John E. Sheets, II
-
Patent number: 9142560Abstract: A semiconductor chip has shapes on a particular level that are small enough to require a first mask and a second mask, the first mask and the second mask used in separate exposures during processing. A circuit on the semiconductor chip requires close tracking between a first and a second FET (field effect transistor). For example, the particular level may be a gate shape level. Separate exposures of gate shapes using the first mask and the second mask will result in poorer FET tracking (e.g., gate length, threshold voltage) than for FETs having gate shapes defined by only the first mask. FET tracking is selectively improved by laying out a circuit such that selective FETs are defined by the first mask. In particular, static random access memory (SRAM) design benefits from close tracking of six or more FETs in an SRAM cell.Type: GrantFiled: August 18, 2014Date of Patent: September 22, 2015Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 9087563Abstract: An SRAM includes a first SRAM column having first SRAM cells and a first local evaluation logic coupled to a global bit line and a second SRAM column having second SRAM cells and a second local evaluation logic coupled to the same global bit line. The first SRAM column is selected with a first write line and the second SRAM column is selected with a second write line.Type: GrantFiled: September 6, 2012Date of Patent: July 21, 2015Assignee: International Business Machines CorporationInventors: Peter T. Freiburger, Travis R. Hebig
-
Patent number: 9088277Abstract: An output driver circuit may include a electrically conductive medium, an output logic inverter having a first switch adapted to couple a first positive supply voltage to the electrically conductive medium and a second switch adapted to couple a ground supply voltage to the conductive medium. A first biasing network includes a first input that is coupled to the conductive medium, a second input that receives a clock signal, and a first output that is adapted to couple a second positive supply voltage to each input of the first and the second switch. Based on the second switch coupling the conductive medium to the ground supply voltage and the received clock signal generating a logic low, the biasing network reverse biases the first switch by coupling the second positive supply voltage to the respective input of the first switch causing a leakage current reduction in the first switch.Type: GrantFiled: November 8, 2013Date of Patent: July 21, 2015Assignee: International Business Machines CorporationInventors: Igor Arsovski, Travis R. Hebig
-
Patent number: 9082484Abstract: A TCAM may have a plurality of rows of cells. Each row may have a match line. Each cell may have elements for storing first and second bits, and compare circuitry associated to determine matches between a bit of a search word and data stored in the cell. For at least one first row of the rows, the TCAM includes a valid row cell having at least one element to store a partial update indication. The valid row cell may cause the match line associated with the first row to signal that the first row does not match a search word when the partial update indication associated with the first row is enabled. When the partial update indication associated with the first row is disabled, the determination of matches with a search word is performed solely by the compare circuitry without influence of the valid row cell.Type: GrantFiled: December 23, 2013Date of Patent: July 14, 2015Assignee: International Business Machines CorporationInventors: Igor Arsovski, Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Publication number: 20150194194Abstract: Disclosed are single-ended sensing circuits. Each of the sensing circuits comprises at least a sense amplifier connected to a sense node, an isolation field effect transistor (FET) connected in series between the sense node and a signal line node, and a pre-charged device connected to the sense node. In order to achieve a relatively fast pre-charge of both the sense and signal line nodes and to also achieve a relatively fast and accurate sense of the sense node, the single-ended circuits further incorporate a variable reference voltage generator connected to the gate of the isolation FET for selectively applying different reference voltages to the gate during pre-charging and sensing operations, respectively, and/or a second pre-charge device connected to the signal line node for facilitating pre-charging of that signal line node.Type: ApplicationFiled: January 3, 2014Publication date: July 9, 2015Applicant: International Business Machines CorporationInventors: Igor Arsovski, Travis R. Hebig
-
Publication number: 20150179262Abstract: A TCAM may have a plurality of rows of cells. Each row may have a match line. Each cell may have elements for storing first and second bits, and compare circuitry associated to determine matches between a bit of a search word and data stored in the cell. For at least one first row of the rows, the TCAM includes a valid row cell having at least one element to store a partial update indication. The valid row cell may cause the match line associated with the first row to signal that the first row does not match a search word when the partial update indication associated with the first row is enabled. When the partial update indication associated with the first row is disabled, the determination of matches with a search word is performed solely by the compare circuitry without influence of the valid row cell.Type: ApplicationFiled: December 23, 2013Publication date: June 25, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor Arsovski, Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Publication number: 20150179261Abstract: A TCAM may have a plurality of rows of cells. Each row may have a match line. Each cell may have elements for storing first and second bits, and compare circuitry associated to determine matches between a bit of a search word and data stored in the cell. For at least one first row of the rows, the TCAM includes a valid row cell having at least one element to store a partial update indication. The valid row cell may cause the match line associated with the first row to signal that the first row does not match a search word when the partial update indication associated with the first row is enabled. When the partial update indication associated with the first row is disabled, the determination of matches with a search word is performed solely by the compare circuitry wi thout influence of the valid row cell.Type: ApplicationFiled: May 20, 2014Publication date: June 25, 2015Applicant: International Business Machines CorporationInventors: Igor Arsovski, Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Patent number: 9058861Abstract: A static random access memory (SRAM) having two or more SRAM memory cells connected with a write bit line (WBL) and a write bit line complement (WBLC) is disclosed. The SRAM may include a write driver logic coupled to the WBL and the WBLC. The write driver logic is adapted to drive a selected bit line of the WBL and the WBLC to a voltage uplevel below a first supply voltage and shut off the drive to the selected bit line when the selected bit line reaches the uplevel. The write driver logic is further adapted to drive an unselected bit line of the WBL and the WBLC to a downlevel, in conjunction with the driving of the selected bit line to the uplevel, where the downlevel is a second supply voltage lower than the first supply voltage.Type: GrantFiled: December 18, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Patent number: 9058866Abstract: An SRAM includes a first SRAM column having first SRAM cells and a first local evaluation logic coupled to a global bit line and a second SRAM column having second SRAM cells and a second local evaluation logic coupled to the same global bit line. The first SRAM column is selected with a first column select line and the second SRAM column is selected with a second column select line.Type: GrantFiled: August 30, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Peter T. Freiburger, Travis R. Hebig
-
Publication number: 20150130510Abstract: An output driver circuit may include a electrically conductive medium, an output logic inverter having a first switch adapted to couple a first positive supply voltage to the electrically conductive medium and a second switch adapted to couple a ground supply voltage to the conductive medium. A first biasing network includes a first input that is coupled to the conductive medium, a second input that receives a clock signal, and a first output that is adapted to couple a second positive supply voltage to each input of the first and the second switch. Based on the second switch coupling the conductive medium to the ground supply voltage and the received clock signal generating a logic low, the biasing network reverse biases the first switch by coupling the second positive supply voltage to the respective input of the first switch causing a leakage current reduction in the first switch.Type: ApplicationFiled: November 8, 2013Publication date: May 14, 2015Applicant: International Business Machines CorporationInventors: Igor Arsovski, Travis R. Hebig
-
Publication number: 20150061712Abstract: A method and structure are provided for implementing low temperature wafer testing of a completed wafer. A coolant gel is applied to the completed wafer, the gel coated wafer is cooled and one or more electrical test probes are applied through the gel to electrical contacts of the cooled wafer, and testing is performed.Type: ApplicationFiled: August 27, 2013Publication date: March 5, 2015Applicant: International Business Machines CorporationInventors: Travis R. Hebig, Joseph Kuczynski, Steven R. Nickel