Patents by Inventor Tsung-Yi Huang
Tsung-Yi Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147664Abstract: A flow guiding device in an immersion-cooled chassis of a server comprises at least one deflector located above a chip on a mainboard in the chassis, each deflector comprises a first end for mounting to the mainboard above the chip and a second end inclined away from the mainboard. The first end is immersed in coolant, the second end is higher than the first end; the deflector further comprises a hollow part including multiple through holes for interrupting upward movement vapor bubbles generated by the hot chip, which reduces probability of the vapor bubbles escaping from the coolant liquid and the chassis. A liquid-cooled chassis having the flow guiding device is also disclosed.Type: ApplicationFiled: December 30, 2022Publication date: May 2, 2024Inventors: SUNG TSANG, TSUNG-LIN LIU, YU-CHIA TING, CHENG-YI HUANG, CHIA-NAN PAI
-
Publication number: 20240115681Abstract: Provided is a pharmaceutical composition including an active pharmaceutical ingredient, a toll-like receptor (TLR) agonist, a stimulator of interferon genes (STING) agonist, and a pharmaceutically acceptable carrier. Also provided are a method for inducing immune response and a method for treating or preventing cancer or an infectious disease, including administering an effective amount of the pharmaceutical composition to a subject in need thereof.Type: ApplicationFiled: September 28, 2023Publication date: April 11, 2024Applicant: National Health Research InstitutesInventors: Tsung-Hsien Chuang, Jing-Xing Yang, Jen-Chih Tseng, Zaida Nur Imana, Ming-Hsi Huang, Guann-Yi Yu
-
Patent number: 11944412Abstract: A blood pressure detection device manufactured by a semiconductor process includes a substrate, a microelectromechanical element, a gas-pressure-sensing element, a driving-chip element, an encapsulation layer and a valve layer. The substrate includes inlet apertures. The microelectromechanical element and the gas-pressure-sensing element are stacked and integrally formed on the substrate. The encapsulation layer is encapsulated and positioned on the substrate. A flowing-channel space is formed above the microelectromechanical element and the gas-pressure-sensing element. The encapsulation layer includes an outlet aperture in communication with an airbag. The driving-chip element controls the microelectromechanical element, the gas-pressure-sensing element and valve units to transport gas.Type: GrantFiled: June 2, 2021Date of Patent: April 2, 2024Assignee: MICROJET TECHNOLOGY CO., LTD.Inventors: Hao-Jan Mou, Ying-Lun Chang, Ching-Sung Lin, Chi-Feng Huang, Yung-Lung Han, Chang-Yen Tsai, Wei-Ming Lee, Chun-Yi Kuo, Tsung-I Lin
-
Patent number: 11946733Abstract: An image rendering device and an image rendering method are disclosed. For the elements of the image rendering device, a first sensor and a second sensor are configured to sense a target object in a two-dimensional (2D) mode and three-dimensional (3D) mode to generate a first surface-color-signal, a first 3D-depth-signal, a second surface-color-signal and a second 3D-depth-signal respectively. An IR projector is configured to generate an IR-dot-pattern. A processor is configured to control the IR projector to project the IR-dot-pattern on the target object in the 3D mode, and configured to process the first surface-color-signal, the second surface-color-signal, the first 3D-depth-signal and the second 3D-depth-signal to obtain a color 3D model of the target object.Type: GrantFiled: October 14, 2021Date of Patent: April 2, 2024Assignee: EYS3D MICROELECTRONICS CO.Inventors: Kuan-Cheng Chung, Tsung-Yi Huang, Shi-Fan Chang
-
Patent number: 11935871Abstract: A semiconductor package including a first semiconductor die, a second semiconductor die, a first insulating encapsulation, a dielectric layer structure, a conductor structure and a second insulating encapsulation is provided. The first semiconductor die includes a first semiconductor substrate and a through silicon via (TSV) extending from a first side to a second side of the semiconductor substrate. The second semiconductor die is disposed on the first side of the semiconductor substrate. The first insulating encapsulation on the second semiconductor die encapsulates the first semiconductor die. A terminal of the TSV is coplanar with a surface of the first insulating encapsulation. The dielectric layer structure covers the first semiconductor die and the first insulating encapsulation. The conductor structure extends through the dielectric layer structure and contacts with the through silicon via.Type: GrantFiled: August 30, 2021Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Yi Tsai, Cheng-Chieh Hsieh, Tsung-Hsien Chiang, Hui-Chun Chiang, Tzu-Sung Huang, Ming-Hung Tseng, Kris Lipu Chuang, Chung-Ming Weng, Tsung-Yuan Yu, Tzuan-Horng Liu
-
Patent number: 11929318Abstract: A package structure includes a thermal dissipation structure, a first encapsulant, a die, a through integrated fan-out via (TIV), a second encapsulant, and a redistribution layer (RDL) structure. The thermal dissipation structure includes a substrate and a first conductive pad disposed over the substrate. The first encapsulant laterally encapsulates the thermal dissipation structure. The die is disposed on the thermal dissipation structure. The TIV lands on the first conductive pad of the thermal dissipation structure and is laterally aside the die. The second encapsulant laterally encapsulates the die and the TIV. The RDL structure is disposed on the die and the second encapsulant.Type: GrantFiled: May 10, 2021Date of Patent: March 12, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsuan Tai, Hao-Yi Tsai, Tsung-Hsien Chiang, Yu-Chih Huang, Chia-Hung Liu, Ban-Li Wu, Ying-Cheng Tseng, Po-Chun Lin
-
Publication number: 20240081077Abstract: A transistor includes a first semiconductor layer, a second semiconductor layer, a semiconductor nanosheet, a gate electrode and source and drain electrodes. The semiconductor nanosheet is physically connected to the first semiconductor layer and the second semiconductor layer. The gate electrode wraps around the semiconductor nanosheet. The source and drain electrodes are disposed at opposite sides of the gate electrode. The first semiconductor layer surrounds the source electrode, the second semiconductor layer surrounds the drain electrode, and the semiconductor nanosheet is disposed between the source and drain electrodes.Type: ApplicationFiled: September 1, 2022Publication date: March 7, 2024Applicants: Taiwan Semiconductor Manufacturing Company, Ltd., National Yang Ming Chiao Tung UniversityInventors: Po-Tsun Liu, Meng-Han Lin, Zhen-Hao Li, Tsung-Che Chiang, Bo-Feng Young, Hsin-Yi Huang, Sai-Hooi Yeong, Yu-Ming Lin
-
Publication number: 20240071769Abstract: The present disclosure provides a manufacturing method of a semiconductor structure. The method includes: forming a conformal layer over a first patterned layer over a substrate; forming a second layer over the conformal layer and between portions of the first patterned layer; performing a first etching to form a second patterned layer and a patterned conformal layer; performing a second etching to remove a portion of the first patterned layer to form a first inclined member of the first patterned layer tapered away from the substrate and lining a vertical portion of the patterned conformal layer, and to remove a portion of the second patterned layer to form a second inclined member of the second patterned layer tapered away from the substrate and lining the vertical portion of the patterned conformal layer; and performing a third etching to remove the vertical portions of the patterned conformal layer.Type: ApplicationFiled: August 29, 2022Publication date: February 29, 2024Inventors: Zhi-Yi HUANG, Ying-Cheng CHUANG, Tsung-Cheng CHEN
-
Publication number: 20240071770Abstract: The present disclosure provides a manufacturing method of a semiconductor structure. The method includes: forming a conformal layer over a first patterned layer over a substrate; forming a second layer over the conformal layer and between portions of the first patterned layer; performing a first etching to form a second patterned layer and a patterned conformal layer; performing a second etching to remove a portion of the first patterned layer to form a first inclined member of the first patterned layer tapered away from the substrate and lining a vertical portion of the patterned conformal layer, and to remove a portion of the second patterned layer to form a second inclined member of the second patterned layer tapered away from the substrate and lining the vertical portion of the patterned conformal layer; and performing a third etching to remove the vertical portions of the patterned conformal layer.Type: ApplicationFiled: June 30, 2023Publication date: February 29, 2024Inventors: ZHI-YI HUANG, YING-CHENG CHUANG, TSUNG-CHENG CHEN
-
Patent number: 11855200Abstract: High-voltage semiconductor devices are disclosed, each having gate, source and drain electrodes. A deep well layer is formed on a substrate and has a surface, where the substrate and the deep well layer are of first-type and second-type conductivities, respectively. A field isolation layer on the surface isolates a drain active region from a source active region. The source electrode contacts the source active region on the surface to form an ohmic contact. The drain electrode contacts the drain active region on the surface. A first well layer of the first-type conductivity is formed on the surface and between the ohmic contact and the drain active region, and at least a portion of the first well layer is under the field isolation layer. A bottom layer of the first-type conductivity is formed at a bottom of the deep well layer. The gate electrode is on the field isolation layer.Type: GrantFiled: July 30, 2021Date of Patent: December 26, 2023Assignee: LEADTREND TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Deng-Sheng Huang
-
Patent number: 11658249Abstract: A high-voltage semiconductor device integrates a MOS transistor with a Schottky barrier diode. The MOS transistor has a semiconductor substrate of a first conduction type, a well of a second conduction, a body of the first conduction type, and a doped source of the second type. A control gate formed above the body controls electric connection between the doped source and the well. The Schottky barrier diode has a metal, functioning to be an anode of the Schottky barrier diode and contacting the well to form a Schottky barrier junction therebetween.Type: GrantFiled: September 30, 2020Date of Patent: May 23, 2023Assignee: LEADTREND TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Chun-Ming Hsu, Chiung-Fu Huang
-
Publication number: 20220231165Abstract: High-voltage semiconductor devices are disclosed, each having gate, source and drain electrodes. A deep well layer is formed on a substrate and has a surface, where the substrate and the deep well layer are of first-type and second-type conductivities, respectively. A field isolation layer on the surface isolates a drain active region from a source active region. The source electrode contacts the source active region on the surface to form an ohmic contact. The drain electrode contacts the drain active region on the surface. A first well layer of the first-type conductivity is formed on the surface and between the ohmic contact and the drain active region, and at least a portion of the first well layer is under the field isolation layer. A bottom layer of the first-type conductivity is formed at a bottom of the deep well layer. The gate electrode is on the field isolation layer.Type: ApplicationFiled: July 30, 2021Publication date: July 21, 2022Inventors: Tsung-Yi HUANG, Deng-Sheng HUANG
-
Publication number: 20220165880Abstract: A high voltage device includes: a semiconductor layer, a well, a body region, a gate, a source, a drain, and a drift oxide region. The semiconductor layer is formed on a substrate, wherein the semiconductor layer has at least one trench. The well is formed in the semicoducotor layer. The body region is formed in the well. The gate is formed on the well, and is in contact with the well. The source and the drain are located below, outside, and at different sides of the gate, in the body region and the well respectively. The drift oxide region is formed on a drift region, wherein a bottom surface of the drift oxide region is higher than a bottom surface of the trench.Type: ApplicationFiled: February 7, 2022Publication date: May 26, 2022Inventors: Tsung-Yi Huang, Kun-Huang Yu, Ying-Shiou Lin, Chu-Feng Chen, Chung-Yu Hung, Yi-Rong Tu
-
Publication number: 20220122315Abstract: An image rendering device and an image rendering method are disclosed. For the elements of the image rendering device, a first sensor and a second sensor are configured to sense a target object in a two-dimensional (2D) mode and three-dimensional (3D) mode to generate a first surface-color-signal, a first 3D-depth-signal, a second surface-color-signal and a second 3D-depth-signal respectively. An IR projector is configured to generate an IR-dot-pattern. A processor is configured to control the IR projector to project the IR-dot-pattern on the target object in the 3D mode, and configured to process the first surface-color-signal, the second surface-color-signal, the first 3D-depth-signal and the second 3D-depth-signal to obtain a color 3D model of the target object.Type: ApplicationFiled: October 14, 2021Publication date: April 21, 2022Inventors: Kuan-Cheng CHUNG, Tsung-Yi HUANG, Shi-Fan CHANG
-
Patent number: 11171232Abstract: A high voltage device for use as a lower switch in a power stage of a switching regulator includes at least one lateral diffused metal oxide semiconductor (LDMOS) device and at least one Schottky barrier diode (SBD). The LDMOS device includes: a well, a body region, a gate, a source, and a drain. The SBD includes a Schottky metal layer and a Schottky semiconductor layer. The Schottky metal layer is electrically connected to the source, and the Schottky semiconductor layer is in contact with the well.Type: GrantFiled: December 11, 2019Date of Patent: November 9, 2021Assignee: RICHTEK TECHNOLOGY CORPORATIONInventor: Tsung-Yi Huang
-
Patent number: 11063148Abstract: A high voltage depletion mode MOS device with adjustable threshold voltage includes: a first conductive type well region; a second conductive type channel region, wherein when the channel region is not depleted, the MOS device is conductive, and when the channel region is depleted, the MOS device is non-conductive; a second conductive type connection region which contacts the channel region; a first conductive type gate, for controlling the conductive condition of the MOS device; a second conductive type lightly doped diffusion region formed under a spacer layer of the gate and contacting the channel region; a second type source region; and a second type drain region contacting the connection region but not contacting the gate; wherein the gate has a first conductive type doping or both a first and a second conductive type doping, and wherein a net doping concentration of the gate is determined by a threshold voltage target.Type: GrantFiled: March 1, 2018Date of Patent: July 13, 2021Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Tsung-Yi Huang, Ching-Yao Yang
-
Publication number: 20210135005Abstract: A high voltage device includes: a crystalline silicon layer, a well, a body region, a gate, a source, and a drain. The body region has a P-type conductivity type, and is formed in the well. The gate is located on and in contact with the well. The source and the drain have an N-type conductivity type, and are located below, outside, and at different sides of the gate, and are located in the body region and the well respectively. An inverse region is defined in the body region between the source and the well, to serve as an inverse current channel in an ON operation. The inverse region includes a germanium distribution region which has a germanium atom concentration higher than 1*1013 atoms/cm2. Adrift region is defined in the well, between the body region and the drain, to serve as a drift current channel in an ON operation.Type: ApplicationFiled: January 13, 2021Publication date: May 6, 2021Inventors: Tsung-Yi Huang, Kun-Huang Yu
-
Patent number: 10998404Abstract: A high voltage device includes: a semiconductor layer, an isolation structure, a first deep well, a second deep well, a drift well, a first well, a second well, a body region, a body contact, a high voltage well, a gate, and a source and a drain. The high voltage well is formed in the second deep well, and the high voltage well is not in contact with any of the first deep well, the first well, and the second well, wherein at least part of the high voltage well is located right below all of a drift region to suppress a latch-up current generated in the high voltage device.Type: GrantFiled: July 4, 2019Date of Patent: May 4, 2021Assignee: RICHTEK TECHNOLOGY CORPORATIONInventor: Tsung-Yi Huang
-
Publication number: 20210119061Abstract: A high-voltage semiconductor device integrates a MOS transistor with a Schottky barrier diode. The MOS transistor has a semiconductor substrate of a first conduction type, a well of a second conduction, a body of the first conduction type, and a doped source of the second type. A control gate formed above the body controls electric connection between the doped source and the well. The Schottky barrier diode has a metal, functioning to be an anode of the Schottky barrier diode and contacting the well to form a Schottky barrier junction therebetween.Type: ApplicationFiled: September 30, 2020Publication date: April 22, 2021Inventors: Tsung-Yi HUANG, Chun-Ming HSU, Chiung-Fu HUANG
-
Patent number: 10943978Abstract: An N-type high voltage device includes: a semiconductor layer, a well region, a floating region, a bias region, a body region, a body contact, a gate, a source and a drain. The floating region and the bias region both have P-type conductivity, and both are formed in a drift region in the well region. The bias region is electrically connected with a predetermined bias voltage, and the floating region is electrically floating, to increase a breakdown voltage of the high voltage device and to suppress turning-ON a parasitic transistor in the high voltage device.Type: GrantFiled: March 14, 2019Date of Patent: March 9, 2021Assignee: RICHTEK TECHNOLOGY CORPORATIONInventor: Tsung-Yi Huang