Patents by Inventor Uei-Ming Jow
Uei-Ming Jow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090051469Abstract: A multi-functional composite substrate structure is provided. The first substrate with high dielectric constant and the second substrate with low dielectric constant and low loss tangent are interlaced above the third substrate. One or more permeance blocks may be formed above each substrate, so that one or more inductors may be fabricated thereon. One or more capacitors may be fabricated on the first substrate. Also, one or more signal transmission traces of the system impedance are formed on the second substrate of the outside layer. Therefore, the inductance of the inductor(s) is effectively enhanced. Moreover, the area of built-in components is reduced. Furthermore, it has shorter delay time, smaller dielectric loss, and better return loss for the transmission of high speed and high frequency signal.Type: ApplicationFiled: October 29, 2008Publication date: February 26, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Chang-Sheng Chen, Chin-Sun Shyu, Min-Lin Lee, Shinn-Juh Lay, Ying-Jiunn Lai
-
Publication number: 20090015488Abstract: A high dielectric antenna substrate includes a first dielectric layer having a first dielectric constant, and a second dielectric layer having a second dielectric constant. The second dielectric layer is formed on one surface of the first dielectric layer. The second dielectric constant is lower than the first dielectric constant. Furthermore, a first metal layer and a second metal layer are optionally formed on the same surface or two surfaces of the first dielectric layer to compose a capacitor.Type: ApplicationFiled: September 19, 2008Publication date: January 15, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming JOW, Chang-Sheng CHEN
-
Patent number: 7471166Abstract: A balanced-to-unbalanced transformer embedded with a filter, the balanced-to-unbalanced transformer being disposed in a multi-layered substrate and comprising vertically coupled transmission lines designed in different layers in the multi-layer substrate to increase transmission performances. A capacitor and a transmission line are connected to a single-ended I/O port of the balanced-to-unbalanced transformer such that a filter is embedded in the balanced-to-unbalanced transformer.Type: GrantFiled: December 5, 2006Date of Patent: December 30, 2008Assignee: Industrial Technology Research InstituteInventors: Chang-Lin Wei, Chang-Sheng Chen, Syun Yu, Ying-Jiunn Lai, Uei-Ming Jow
-
Patent number: 7453401Abstract: A vertical complementary fractal antenna is provided, which includes a first fractal structure and a second fractal structure. The first fractal structure is defined as a superposition over at least one iteration of a motif, while the second fractal structure has a pattern complementary to that of the first fractal structure. Thus, the antenna may effectively increase bandwidth.Type: GrantFiled: October 31, 2005Date of Patent: November 18, 2008Assignee: Industrial Technology Rersearch InstituteInventor: Uei-Ming Jow
-
Patent number: 7446995Abstract: A symmetrical capacitor includes at least a first metal layer and a second metal layer. Each of the metal layers has a first electrode plate and a second electrode plate separated by a predetermined distance. The first electrode plates on the metal layers are symmetrical, and the second electrode plates on the metal layers are symmetrical. Given the symmetrical structure of the capacitor, the output ports of the capacitor have the same electrical features. Therefore, there will not be a direction problem when the capacitor is used, and the symmetrical electrical features are improved.Type: GrantFiled: February 27, 2006Date of Patent: November 4, 2008Assignee: Industrial Technology Research InstituteInventors: Uei-Ming Jow, Ying-Jiunn Lai, Chang-Sheng Chen, Ching-Liang Weng
-
Patent number: 7446711Abstract: A high dielectric antenna substrate and antenna thereof are provided. The substrate includes a first dielectric layer having a first dielectric constant, and a second dielectric layer having a second dielectric constant. The second dielectric layer is formed on one surface of the first dielectric layer. The second dielectric constant is lower than the first dielectric constant. Furthermore, a first metal layer and a second metal layer are optionally formed on the same surface or two surfaces of the first dielectric layer to compose a capacitor.Type: GrantFiled: October 31, 2006Date of Patent: November 4, 2008Assignee: Industrial Technology Research InstituteInventors: Uei-Ming Jow, Chang-Sheng Chen
-
Publication number: 20080231402Abstract: The invention relates to a high frequency inductor device with high quality factor (Q). The inductor device comprises a substrate and a gradually sized conductive coil with a plurality of windings surrounded and disposed on the substrate. The windings comprises a first conductive segment disposed on a first surface of the substrate, a second conductive segment disposed on a second surface of the substrate, a first conductive via hole connecting the first and second conductive segments, and a second conductive via hole connecting the second conductive segment to a first conductive segment of the following winding.Type: ApplicationFiled: January 30, 2008Publication date: September 25, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Chang-Sheng Chen
-
Publication number: 20080136574Abstract: Embedded inductor devices and fabrication methods thereof. An embedded inductor device includes a substrate, a conductive coil disposed on the substrate, and a patterned high-permeability (?r>1) magnetic layer on the substrate. The patterned high-permeability (?r>1) magnetic layer physically contacts the conductive coil. The conductive coil and the patterned high-permeability (?r>1) magnetic layer are intersected and substantially perpendicular to each other.Type: ApplicationFiled: October 12, 2007Publication date: June 12, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Chang-Sheng Chen, Chin-Sun Shyu
-
Publication number: 20080093113Abstract: A complementary mirror image embedded planar resistor architecture is provided. In the architecture, a complementary hollow structure is formed on a ground plane or an electrode plane to minimize the parasitic resistance, so as to efficiently enhance the application frequency. In addition, in some cases, some signal transmission lines pass through the position below the embedded planar resistor, and if there is no shield at all, serious interference or cross talk phenomenon occurs. Therefore, the complementary hollow structure of the ground plane, the electrode plane, or a power layer adjacent to the embedded planar resistor is designed to be a mesh structure, so as to reduce the interference or cross talk phenomenon. In this manner, the whole resistor structure has preferable high frequency electrical characteristic in the circuit.Type: ApplicationFiled: September 26, 2007Publication date: April 24, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Min-Lin Lee, Shinn-Juh Lay, Chin-Sun Shyu, Chang-Sheng Chen, Ying-Jiunn Lai
-
Patent number: 7345366Abstract: A multi-layered circuit board a built-in component including multiple terminals, at least one signal pad formed on a top surface of the multi-layered circuit board for signal transmission, each of the at least one signal pad corresponding to one of the multiple terminals, and at least one test pad formed on the top surface of the multi-layered circuit board, each of the at least one test pad corresponding to one of the at least one signal pad for testing an electric path extending from the one signal pad through the one terminal to the each of the at least one test pad.Type: GrantFiled: May 18, 2005Date of Patent: March 18, 2008Assignee: Industrial Technology Research InstituteInventors: Uei-Ming Jow, Min-Lin Lee, Shinn-Juh Lay, Chin-Sun Shyu, Chang-Sheng Chen
-
Publication number: 20080035371Abstract: A circuit board with embedded components includes a plurality of embedded components and at least one transmission line electrically connected to at least one of the embedded components and having a terminal circuit. Therefore, a measuring device is used to be electrically connected to the transmission line and send out a signal, so as to receive a corresponding reflected signal, and then, compare the received reflected signal with a signal pattern in the database to obtain an electrical parameter of the embedded component.Type: ApplicationFiled: August 6, 2007Publication date: February 14, 2008Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Min-Lin Lee, Shinn-Juh Lai, Chin-Sun Shyu, Chang-Sheng Chen, Ying-Jiunn Lai
-
Patent number: 7308377Abstract: A test method of an embedded capacitor and test system thereof are provided. The method and system are used to determine an electrical specification of the embedded capacitive component in a circuit board substrate, thereby avoiding executing a follow-up fabricating process for the circuit board substrate not satisfying the desired specification. In the method and system, a geometric size of the embedded capacitor is measured, and a relation value between the electrical parameter and the geometric size and a standard electrical parameter are obtained from a model database, to calculate the electrical parameter of the embedded capacitor. Then, the electrical parameter of the embedded capacitor is compared with the standard electrical parameter, to obtain an error value. Therefore, according to the error value, it may be acquired whether or not the circuit board substrate satisfies set electrical specifications.Type: GrantFiled: November 1, 2006Date of Patent: December 11, 2007Assignee: Industrial Technology Research InstituteInventors: Uei-Ming Jow, Chin-Sun Shyu, Chang-Sheng Chen, Min-Lin Lee, Shinn-Juh Lai
-
Publication number: 20070222551Abstract: A resistor structure embedded in a multi-layer circuit board and manufacturing method thereof are provided. Resistive material is coated on any layer among the multi-layer circuit board, and two symmetric electrodes are formed in the geometric center of the resistive material area. The two electrodes are disposed in the resistive material layer and are covered by the resistive material. And the two electrodes are led out from respective bores at the central position of the resistive electrodes, for connecting to any other metal layer. This resistor structure can avoid the unstable resistance when the coated resistor is operated at high frequency, and also avoid the formation untrimmed edges during coating that affects the precision of resistance.Type: ApplicationFiled: July 12, 2006Publication date: September 27, 2007Inventors: Ying-Jiunn Lai, Chin-Sun Shyu, Chang-Sheng Chen, Uei-Ming Jow
-
Publication number: 20070222031Abstract: A capacitor structure with a cross-coupling design is provided. In the capacitor structure, conductive lines or electrode plates are coupled together by cross coupling an electrode above or below or aside the other electrode. By cross coupling and fewer vias, the largest capacitance value can be obtained within a minimum area. The capacitor structure provided can also be applied to a high-frequency high-speed module or system to enhance noise inhibition capability of a capacitive substrate.Type: ApplicationFiled: July 7, 2006Publication date: September 27, 2007Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Chang-Sheng Chen, Ying-Jiunn Lai, Chin-Sun Shyu
-
Publication number: 20070222552Abstract: An adjustable resistor embedded in a multi-layered substrate and method for forming the same. The adjustable resistor comprises: a planar resistor, having a plurality of terminals; and a plurality of connecting lines connected to the planar resistor, each of the connecting lines being drawn from each of the terminals of the planar resistor so as to form a resistor network, wherein the connecting lines are selectively broken by a process for drilling the substrate to form a number of combinations of opened connecting lines such that the resistance value of the adjustable resistor is varied and thus the resistance value of the adjustable resistor can be precisely adjusted.Type: ApplicationFiled: July 19, 2006Publication date: September 27, 2007Inventors: Ying-Jiunn Lai, Chang-Sheng Chen, Chin-Sun Shyu, Uei-Ming Jow, Chang-Lin Wei
-
Publication number: 20070183131Abstract: A mirror image shielding structure is provided, which includes an electronic element and a ground shielding plane below the electronic element. The shape of the ground shielding plane is identical to the projection shape of the electronic element, and the horizontal size of the ground shielding plane is greater than or equal to that of the electronic element. Thus, the parasitic effect between the electronic element and the ground shielding plane is effectively reduced, and the vertical coupling effect between electronic elements is also reduced. Furthermore, the vertical impact on the signal integrity of the embedded elements caused by the layout of the transmission lines is prevented.Type: ApplicationFiled: June 12, 2006Publication date: August 9, 2007Applicant: Industrial Technology Research InstituteInventors: Uei-Ming Jow, Chin-Sun Shyu, Chang-Sheng Chen, Min-Lin Lee, Shinn-Juh Lai
-
Publication number: 20070164396Abstract: A multi-functional composite substrate structure is provided. The first substrate with high dielectric constant and the second substrate with low dielectric constant and low loss tangent are interlaced above the third substrate. One or more permeance blocks may be formed above each substrate, so that one or more inductors may be fabricated thereon. One or more capacitors may be fabricated on the first substrate. Also, one or more signal transmission traces of the system impedance are formed on the second substrate of the outside layer. Therefore, the inductance of the inductor(s) is effectively enhanced. Moreover, the area of built-in components is reduced. Furthermore, it has shorter delay time, smaller dielectric loss, and better return loss for the transmission of high speed and high frequency signal.Type: ApplicationFiled: December 28, 2006Publication date: July 19, 2007Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Chang-Sheng Chen, Chin-Sun Shyu, Min-Lin Lee, Shinn-Juh Lay, Ying-Jiunn Lai
-
Publication number: 20070168148Abstract: A test method of an embedded capacitor and test system thereof are provided. The method and system are used to determine an electrical specification of the embedded capacitive component in a circuit board substrate, thereby avoiding executing a follow-up fabricating process for the circuit board substrate not satisfying the desired specification. In the method and system, a geometric size of the embedded capacitor is measured, and a relation value between the electrical parameter and the geometric size and a standard electrical parameter are obtained from a model database, to calculate the electrical parameter of the embedded capacitor. Then, the electrical parameter of the embedded capacitor is compared with the standard electrical parameter, to obtain an error value. Therefore, according to the error value, it may be acquired whether or not the circuit board substrate satisfies set electrical specifications.Type: ApplicationFiled: November 1, 2006Publication date: July 19, 2007Applicant: Industrial Technology Research InstituteInventors: Uei-Ming Jow, Chin-Sun Shyu, Chang-Sheng Chen, Min-Lin Lee, Shinn-Juh Lai
-
Publication number: 20070152883Abstract: A high dielectric antenna substrate and antenna thereof are provided. The substrate includes a first dielectric layer having a first dielectric constant, and a second dielectric layer having a second dielectric constant. The second dielectric layer is formed on one surface of the first dielectric layer. The second dielectric constant is lower than the first dielectric constant. Furthermore, a first metal layer and a second metal layer are optionally formed on the same surface or two surfaces of the first dielectric layer to compose a capacitor.Type: ApplicationFiled: October 31, 2006Publication date: July 5, 2007Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Uei-Ming Jow, Chang-Sheng Chen
-
Publication number: 20070152339Abstract: A method is provided for testing a built-in component including multiple terminals in a multi-layered circuit board. At least one signal pad is provided on a top surface of the multi-layered circuit board for signal transmission. Each of the signal pads are electrically connected to one of the multiple terminals. At least one test pad is provided on the top surface of the multi-layered circuit board and each of the test pads is electrically connected to one of the multiple terminals. Then, detection occurs regarding one of the signal pads and one of the test pads that are electrically connected to a same one of the multiple terminals in order to determine a connection status of an electric path extending from the one signal pad through the same one terminal to the one test pad.Type: ApplicationFiled: February 20, 2007Publication date: July 5, 2007Inventors: Uei-Ming Jow, Min-Lin Lee, Shinn-Juh Lay, Chin-Sun Shyu, Chang-Sheng Chen