Patents by Inventor Veronica STRONG
Veronica STRONG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220238284Abstract: Capacitors having electrodes made of interconnected corrugated carbon-based networks (ICCNs) are disclosed. The ICCN electrodes have properties that include high surface area and high electrical conductivity. Moreover, the electrodes are fabricated into an interdigital planar geometry with dimensions that range down to a sub-micron scale. As such, micro-supercapacitors employing ICCN electrodes are fabricated on flexible substrates for realizing flexible electronics and on-chip applications that can be integrated with micro-electromechanical systems (MEMS) technology and complementary metal oxide semiconductor technology in a single chip. In addition, capacitors fabricated of ICCN electrodes that sandwich an ion porous separator realize relatively thin and flexible supercapacitors that provide compact and lightweight yet high density energy storage for scalable applications.Type: ApplicationFiled: January 4, 2022Publication date: July 28, 2022Inventors: Maher F. El-Kady, Veronica A. Strong, Richard B. Kaner
-
Patent number: 11397173Abstract: An interconnected corrugated carbon-based network comprising a plurality of expanded and interconnected carbon layers is disclosed. In one embodiment, each of the expanded and interconnected carbon layers is made up of at least one corrugated carbon sheet that is one atom thick. In another embodiment, each of the expanded and interconnected carbon layers is made up of a plurality of corrugated carbon sheets that are each one atom thick. The interconnected corrugated carbon-based network is characterized by a high surface area with highly tunable electrical conductivity and electrochemical properties.Type: GrantFiled: February 14, 2020Date of Patent: July 26, 2022Assignee: The Regents of the University of CaliforniaInventors: Veronica Strong, Maher F. El-Kady, Richard B. Kaner
-
Patent number: 11328996Abstract: A device package and method of forming the device package are described. The device package includes a dielectric on a conductive pad, a first via on a top surface of conductive pad, where the first via extends through dielectric, and a conductive trace on dielectric. The device package has a second via on dielectric, where the conductive trace connects to first and second vias, and the second via connects to an edge of conductive trace opposite from first via. The device package may have a seed on dielectric, where the seed electrically couples to conductive trace, a first seed on the top surface of conductive pad, where the first via is on first seed, and a second seed on a top surface of first via, the second seed on surfaces of second via, where the conductive trace is on second seed disposed on both first and second vias.Type: GrantFiled: December 30, 2017Date of Patent: May 10, 2022Assignee: Intel CorporationInventors: Veronica Strong, Aleksandar Aleksov, Brandon Rawlings
-
Publication number: 20220084931Abstract: A device package and a method of forming a device package are described. The device package includes an interposer with interconnects on an interconnect package layer and a conductive layer on the interposer. The device package has dies on the conductive layer, where the package layer includes a zero-misalignment two-via stack (ZM2VS) and a dielectric. The ZM2VS is directly coupled to the interconnect. The ZM2VS may further include the dielectric on a conductive pad, a first via on a first seed, and the first seed on a top surface of the conductive pad, where the first via extends through dielectric. The ZM2VS may also have a conductive trace on dielectric, and a second via on a second seed, the second seed is on the dielectric, where the conductive trace connects to first and second vias, where second via connects to an edge of conductive trace opposite from first via.Type: ApplicationFiled: November 29, 2021Publication date: March 17, 2022Inventors: Veronica STRONG, Aleksandar ALEKSOV, Brandon RAWLINGS, Johanna SWAN
-
Publication number: 20220084927Abstract: A package substrate, comprising a package comprising a substrate, the substrate comprising a dielectric layer, a via extending to a top surface of the dielectric layer; and a bond pad stack having a central axis and extending laterally from the via over the first layer. The bond pad stack is structurally integral with the via, wherein the bond pad stack comprises a first layer comprising a first metal disposed on the top of the via and extends laterally from the top of the via over the top surface of the dielectric layer adjacent to the via. The first layer is bonded to the top of the via and the dielectric layer, and a second layer is disposed over the first layer. A third layer is disposed over the second layer. The second layer comprises a second metal and the third layer comprises a third metal. The second layer and the third layer are electrically coupled to the via.Type: ApplicationFiled: November 29, 2021Publication date: March 17, 2022Applicant: INTEL CORPORATIONInventors: Aleksandar Aleksov, Veronica Strong, Kristof Darmawikarta, Arnab Sarkar
-
Patent number: 11257632Abstract: Capacitors having electrodes made of interconnected corrugated carbon-based networks (ICCNs) are disclosed. The ICCN electrodes have properties that include high surface area and high electrical conductivity. Moreover, the electrodes are fabricated into an interdigital planar geometry with dimensions that range down to a sub-micron scale. As such, micro-supercapacitors employing ICCN electrodes are fabricated on flexible substrates for realizing flexible electronics and on-chip applications that can be integrated with micro-electromechanical systems (MEMS) technology and complementary metal oxide semiconductor technology in a single chip. In addition, capacitors fabricated of ICCN electrodes that sandwich an ion porous separator realize relatively thin and flexible supercapacitors that provide compact and lightweight yet high density energy storage for scalable applications.Type: GrantFiled: July 9, 2018Date of Patent: February 22, 2022Assignee: The Regents of the University of CaliforniaInventors: Maher F. El-Kady, Veronica A. Strong, Richard B. Kaner
-
Patent number: 11257745Abstract: A package substrate, comprising a package comprising a substrate, the substrate comprising a dielectric layer, a via extending to a top surface of the dielectric layer; and a bond pad stack having a central axis and extending laterally from the via over the first layer. The bond pad stack is structurally integral with the via, wherein the bond pad stack comprises a first layer comprising a first metal disposed on the top of the via and extends laterally from the top of the via over the top surface of the dielectric layer adjacent to the via. The first layer is bonded to the top of the via and the dielectric layer, and a second layer is disposed over the first layer. A third layer is disposed over the second layer. The second layer comprises a second metal and the third layer comprises a third metal. The second layer and the third layer are electrically coupled to the via.Type: GrantFiled: September 29, 2017Date of Patent: February 22, 2022Assignee: Intel CorporationInventors: Aleksandar Aleksov, Veronica Strong, Kristof Darmawikarta, Arnab Sarkar
-
Patent number: 11222836Abstract: Device package and a method of forming a device package are described. The device package includes an interposer with interconnects on an interconnect package layer and a conductive layer on the interposer. The device package has dies on the conductive layer, where the package layer includes a zero-misalignment two-via stack (ZM2VS) and a dielectric. The ZM2VS directly coupled to the interconnect. The ZM2VS further includes the dielectric on a conductive pad, a first via on a first seed, and first seed on a top surface of the conductive pad, where the first via extends through dielectric. The ZM2VS also has a conductive trace on dielectric, and a second via on a second seed, the second seed is on the dielectric, where the conductive trace connects to first and second vias, where second via connects to an edge of conductive trace opposite from first via.Type: GrantFiled: December 30, 2017Date of Patent: January 11, 2022Assignee: Intel CorporationInventors: Veronica Strong, Aleksandar Aleksov, Brandon Rawlings, Johanna Swan
-
Publication number: 20210358855Abstract: An integrated circuit package may be formed including at least one die side integrated circuit device having an active surface electrically attached to an electronic interposer, wherein the at least one die side integrated circuit device is at least partially encased in a mold material layer and wherein a back surface of the at least one die side integrated circuit device is in substantially the same plane as an outer surface of the mold material layer. At least one stacked integrated circuit device may be electrically attached to the back surface of the at least one die side integrated circuit through an interconnection structure formed between the at least one die side integrated circuit device and the at least one stacked integrated circuit device.Type: ApplicationFiled: July 29, 2021Publication date: November 18, 2021Applicant: Intel CorporationInventors: Veronica Strong, Aleksandar Aleksov, Henning Braunisch, Brandon Rawlings, Johanna Swan, Shawna Liff
-
Publication number: 20210343635Abstract: An lithographic reticle may be formed comprising a transparent substrate, a substantially opaque mask formed on the transparent substrate that defines at least one exposure window, wherein the at least one exposure window has a first end, a first filter formed on the transparent substrate within the at least one exposure window and abutting the first end thereof, and a second filter formed on the transparent substrate within the at least one exposure window and abutting the first filter, wherein an average transmissivity of the first filter is substantially one half of a transmissivity of the second filter. In another embodiment, the at least one exposure window includes a third filter abutting the second end and is adjacent the second filter. Further embodiments of the present description include interconnection structures and systems fabricated using the lithographic reticle.Type: ApplicationFiled: July 14, 2021Publication date: November 4, 2021Applicant: Intel CorporationInventors: Johanna Swan, Henning Braunisch, Aleksandar Aleksov, Shawna Liff, Brandon Rawlings, Veronica Strong
-
Patent number: 11133263Abstract: An integrated circuit package may be formed including at least one die side integrated circuit device having an active surface electrically attached to an electronic interposer, wherein the at least one die side integrated circuit device is at least partially encased in a mold material layer and wherein a back surface of the at least one die side integrated circuit device is in substantially the same plane as an outer surface of the mold material layer. At least one stacked integrated circuit device may be electrically attached to the back surface of the at least one die side integrated circuit through an interconnection structure formed between the at least one die side integrated circuit device and the at least one stacked integrated circuit device.Type: GrantFiled: September 17, 2019Date of Patent: September 28, 2021Assignee: Intel CorporationInventors: Veronica Strong, Aleksandar Aleksov, Henning Braunisch, Brandon Rawlings, Johanna Swan, Shawna Liff
-
Publication number: 20210280492Abstract: A heat spreading material is integrated into a composite die structure including a first IC die having a first dielectric material and a first electrical interconnect structure, and a second IC die having a second dielectric material and a second electrical interconnect structure. The composite die structure may include a composite electrical interconnect structure comprising the first interconnect structure in direct contact with the second interconnect structure at a bond interface. The heat spreading material may be within at least a portion of a dielectric area through which the bond interface extends. The heat spreading material may be located within one or more dielectric materials surrounding the composite interconnect structure, and direct a flow of heat generated by one or more of the first and second IC dies.Type: ApplicationFiled: May 12, 2021Publication date: September 9, 2021Applicant: Intel CorporationInventors: Shawna Liff, Adel Elsherbini, Johanna Swan, Jimin Yao, Veronica Strong
-
Patent number: 11101205Abstract: An lithographic reticle may be formed comprising a transparent substrate, a substantially opaque mask formed on the transparent substrate that defines at least one exposure window, wherein the at least one exposure window has a first end, a first filter formed on the transparent substrate within the at least one exposure window and abutting the first end thereof, and a second filter formed on the transparent substrate within the at least one exposure window and abutting the first filter, wherein an average transmissivity of the first filter is substantially one half of a transmissivity of the second filter. In another embodiment, the at least one exposure window includes a third filter abutting the second end and is adjacent the second filter. Further embodiments of the present description include interconnection structures and systems fabricated using the lithographic reticle.Type: GrantFiled: September 9, 2019Date of Patent: August 24, 2021Assignee: Intel CorporationInventors: Johanna Swan, Henning Braunisch, Aleksandar Aleksov, Shawna Liff, Brandon Rawlings, Veronica Strong
-
Publication number: 20210202347Abstract: A heat spreading material is integrated into a composite die structure including a first IC die having a first dielectric material and a first electrical interconnect structure, and a second IC die having a second dielectric material and a second electrical interconnect structure. The composite die structure may include a composite electrical interconnect structure comprising the first interconnect structure in direct contact with the second interconnect structure at a bond interface. The heat spreading material may be within at least a portion of a dielectric area through which the bond interface extends. The heat spreading material may be located within one or more dielectric materials surrounding the composite interconnect structure, and direct a flow of heat generated by one or more of the first and second IC dies.Type: ApplicationFiled: December 26, 2019Publication date: July 1, 2021Applicant: Intel CorporationInventors: Shawna Liff, Adel Elsherbini, Johanna Swan, Jimin Yao, Veronica Strong
-
Patent number: 11049791Abstract: A heat spreading material is integrated into a composite die structure including a first IC die having a first dielectric material and a first electrical interconnect structure, and a second IC die having a second dielectric material and a second electrical interconnect structure. The composite die structure may include a composite electrical interconnect structure comprising the first interconnect structure in direct contact with the second interconnect structure at a bond interface. The heat spreading material may be within at least a portion of a dielectric area through which the bond interface extends. The heat spreading material may be located within one or more dielectric materials surrounding the composite interconnect structure, and direct a flow of heat generated by one or more of the first and second IC dies.Type: GrantFiled: December 26, 2019Date of Patent: June 29, 2021Assignee: Intel CorporationInventors: Shawna Liff, Adel Elsherbini, Johanna Swan, Jimin Yao, Veronica Strong
-
Patent number: 11004618Abstract: Capacitors having electrodes made of interconnected corrugated carbon-based networks (ICCNs) are disclosed. The ICCN electrodes have properties that include high surface area and high electrical conductivity. Moreover, the electrodes are fabricated into an interdigital planar geometry with dimensions that range down to a sub-micron scale. As such, micro-supercapacitors employing ICCN electrodes are fabricated on flexible substrates for realizing flexible electronics and on-chip applications that can be integrated with micro-electromechanical systems (MEMS) technology and complementary metal oxide semiconductor technology in a single chip. In addition, capacitors fabricated of ICCN electrodes that sandwich an ion porous separator realize relatively thin and flexible supercapacitors that provide compact and lightweight yet high density energy storage for scalable applications.Type: GrantFiled: June 2, 2017Date of Patent: May 11, 2021Assignee: The Regents of the University of CaliforniaInventors: Maher F. El-Kady, Veronica A. Strong, Richard B. Kaner
-
Patent number: 10998272Abstract: An electronic interposer may be formed using organic material layers, while allowing for the fabrication of high density interconnects within the electronic interposer without the use of embedded silicon bridges. This is achieved by forming the electronic interposer in three sections, i.e. an upper section, a lower section and a middle section. The middle section may be formed between the upper section and the lower section, wherein a thickness of each layer of the middle section is thinner than a thickness of any of the layers of the upper section and the lower section, and wherein conductive routes within the middle section have a higher density than conductive routes within the upper section and the lower section.Type: GrantFiled: September 17, 2019Date of Patent: May 4, 2021Assignee: Intel CorporationInventors: Aleksandar Aleksov, Henning Braunisch, Shawna Liff, Brandon Rawlings, Veronica Strong, Johanna Swan
-
Publication number: 20210080500Abstract: An integrated circuit package having an electronic interposer comprising an upper section, a lower section and a middle section, a die side integrated circuit device electrically attached to the upper section of the electronic interposer, a die side heat dissipation device thermally contacting the die side integrated circuit device, a land side integrated circuit device electrically attached to the lower section of the electronic interposer, and a land side heat dissipation device thermally contacting the at least one die side integrated circuit device. The upper section and the lower section may each have between two and four layers and the middle section may be formed between the upper section and the lower section, and comprises up to eight layers, wherein a thickness of each layer of the middle section is thinner than a thickness of any of the layers of the upper section and the lower section.Type: ApplicationFiled: September 17, 2019Publication date: March 18, 2021Applicant: Intel CorporationInventors: Henning Braunisch, Aleksandar Aleksov, Veronica Strong, Brandon Rawlings, Johanna Swan, Shawna Liff
-
Publication number: 20210082822Abstract: An electronic interposer may be formed comprising an upper section, a lower section and a middle section. The upper section and the lower section may each have between two and four layers, wherein each layer comprises an organic material layer and at least one conductive route comprising at least one conductive trace and at least one conductive via. The middle section may be formed between the upper section and the lower section, wherein the middle section comprises up to eight layers, wherein each layer comprises an organic material and at least one conductive route comprising at least one conductive trace and at least one conductive via, and wherein a thickness of each layer of the middle section is thinner than a thickness of any of the layers of the upper section and thinner than a thickness of any of the layers of the lower section.Type: ApplicationFiled: September 17, 2019Publication date: March 18, 2021Applicant: Intel CorporationInventors: Aleksandar Aleksov, Henning Braunisch, Shawna Liff, Brandon Rawlings, Veronica Strong, Johanna Swan
-
Publication number: 20210082825Abstract: An integrated circuit package may be formed including at least one die side integrated circuit device having an active surface electrically attached to an electronic interposer, wherein the at least one die side integrated circuit device is at least partially encased in a mold material layer and wherein a back surface of the at least one die side integrated circuit device is in substantially the same plane as an outer surface of the mold material layer. At least one stacked integrated circuit device may be electrically attached to the back surface of the at least one die side integrated circuit through an interconnection structure formed between the at least one die side integrated circuit device and the at least one stacked integrated circuit device.Type: ApplicationFiled: September 17, 2019Publication date: March 18, 2021Applicant: Intel CorporationInventors: Veronica Strong, Aleksandar Aleksov, Henning Braunisch, Brandon Rawlings, Johanna Swan, Shawna Liff