Patents by Inventor Wesley Natzle
Wesley Natzle has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060042543Abstract: The invention relates to controlling a semiconductor processing system. Among other things, the invention relates to a run-to-run controller to create virtual modules to control a multi-pass process performed by a multi-chamber tool during the processing of a semiconductor wafer.Type: ApplicationFiled: August 27, 2004Publication date: March 2, 2006Applicants: Tokyo Electron Limited, International Business Machines CorporationInventors: Merritt Funk, Wesley Natzle
-
Publication number: 20060043502Abstract: There is provided a method for fabricating a FinFET in which a self-limiting reaction is employed to produce a unique and useful structure that may be detectable with simple failure analysis techniques. The structure is an improved vertical fin with a gently sloping base portion that is sufficient to reduce or prevent the formation of an undercut area in the base of the vertical fin. The structure is formed via the self-limiting properties of the reaction so that the products of the reaction form both vertically on a surface of the vertical fin and horizontally on a surface of an insulating layer (e.g., buried oxide). The products preferentially accumulate faster at the base of the vertical fin where the products from both the horizontal and vertical surfaces overlap. This accumulation or build-up results from a volume expansion stemming from the reaction.Type: ApplicationFiled: October 26, 2005Publication date: March 2, 2006Inventors: Wesley Natzle, Bruce Doris
-
Publication number: 20060047356Abstract: The invention relates to controlling a semiconductor processing system. Among other things, the invention relates to a run-to-run controller to create virtual modules to control a multi-pass process performed by a multi-chamber tool during the processing of a semiconductor wafer.Type: ApplicationFiled: August 27, 2004Publication date: March 2, 2006Applicants: Tokyo Electron Limited, International Business Machines CorporationInventors: Merritt Funk, Wesley Natzle
-
Publication number: 20060015206Abstract: A dual chamber apparatus including a first chamber and a second chamber which is configured to be coupled to the first chamber at an interface. Each of the first chamber and the second chamber has a transfer opening located at the interface. An insulating plate is located on one of the first chamber and the second chamber at the interface and is configured to have a low thermal conductivity such that the first chamber and the second chamber can be independently controlled at different temperatures when the first chamber and the second chamber are coupled together. Additionally, the apparatus may include an alignment device and/or a fastening device for fastening the first chamber to the second chamber. In embodiments, the insulating plate may be constructed of Teflon. Further, the first chamber may be a chemical oxide removal treatment chamber and the second chamber may be a heat treatment chamber.Type: ApplicationFiled: July 14, 2004Publication date: January 19, 2006Applicants: Tokyo Electron Limited, International Business Machines CorporationInventors: Merritt Funk, Kevin Pinto, Asao Yamashita, Wesley Natzle
-
Publication number: 20060007453Abstract: A system, method and program product for correcting a deviation of a dimension of a feature from a target in a semiconductor process, are disclosed. The invention determines an origin of a deviation in a feature dimension from a target dimension regardless of whether it is based on processing or metrology. Adjustments for wafer processing variation of previous process tools can be fed forward, and adjustments for the process and/or integrated metrology tools may be fed back automatically during the processing of semiconductor wafers. The invention implements process reference wafers to determine the origin in one mode, and measurement reference wafers to determine the origin of deviations in another mode.Type: ApplicationFiled: July 12, 2004Publication date: January 12, 2006Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, TOKYO ELECTRON LIMITEDInventors: David Horak, Wesley Natzle, Merritt Funk, Kevin Lally, Daniel Prager
-
Publication number: 20050218114Abstract: A method and system for trimming a feature on a substrate is described. During a chemical treatment of the substrate, the substrate is exposed to a reactive gaseous chemistry, such as HF/NH3, under controlled conditions including surface temperature and gas pressure. An inert gas can, for example, also be introduced with the reactant gaseous chemistry. The period of time during which the substrate is exposed to the reactive gaseous chemistry is selected in order to affect a target trim amount during the trimming of the feature.Type: ApplicationFiled: March 30, 2004Publication date: October 6, 2005Applicant: Tokyo Electron LimitedInventors: Hongyu Yue, Wesley Natzle
-
Patent number: 6926843Abstract: Lines are fabricated by patterning a hard mask to provide a line segment, the line segment having a first dimension measured across the line segment; reacting a surface layer of the line segment to form a layer of a reaction product on a remaining portion of the line segment; and removing the reaction product without attacking the remaining portion of the line segment and without attacking the substrate to form the line segment with a dimension across the line segment that is smaller than the first dimension.Type: GrantFiled: November 30, 2000Date of Patent: August 9, 2005Assignee: International Business Machines CorporationInventors: Marc W. Cantell, Wesley Natzle, Steven M. Ruegsegger
-
Publication number: 20050170659Abstract: The present invention provides a method for fabricating low-resistance, sub-0.1 ?m channel T-gate MOSFETs that do not exhibit any poly depletion problems. The inventive method employs a damascene-gate processing step and a chemical oxide removal etch to fabricate such MOSFETs. The chemical oxide removal may be performed in a vapor containing HF and NH3 or a plasma containing HF and NH3.Type: ApplicationFiled: September 11, 2003Publication date: August 4, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hussein Hanafi, Wesley Natzle
-
Publication number: 20050151256Abstract: A dielectric wiring structure and method of manufacture therefor. The wiring structure includes air dielectric formed in a hemisphere. The wiring structure also includes, in embodiments, a method of simultaneously forming a MEMS structure with a transistor circuit using substantially the same steps. The MEMS structure of this embodiment includes freestanding electrodes which are not fixed to the substrate.Type: ApplicationFiled: February 18, 2005Publication date: July 14, 2005Inventor: Wesley Natzle
-
Publication number: 20050110087Abstract: There is provided a method for fabricating a FinFET in which a self-limiting reaction is employed to produce a unique and useful structure that may be detectable with simple failure analysis techniques. The structure is an improved vertical fin with a gently sloping base portion that is sufficient to reduce or prevent the formation of an undercut area in the base of the vertical fin. The structure is formed via the self-limiting properties of the reaction so that the products of the reaction form both vertically on a surface of the vertical fin and horizontally on a surface of an insulating layer (e.g., buried oxide). The products preferentially accumulate faster at the base of the vertical fin where the products from both the horizontal and vertical surfaces overlap. This accumulation or build-up results from a volume expansion stemming from the reaction.Type: ApplicationFiled: November 26, 2003Publication date: May 26, 2005Inventors: Wesley Natzle, Bruce Doris
-
Publication number: 20050098091Abstract: Methods for generating a nanostructure and for enhancing etch selectivity, and a nanostructure are disclosed. The invention implements a tunable etch-resistant anti-reflective (TERA) material integration scheme which gives high etch selectivity for both etching pattern transfer through the TERA layer (used as an ARC and/or hardmask) with etch selectivity to the patterned photoresist, and etching to pattern transfer through a dielectric layer of nitride. This is accomplished by oxidizing a TERA layer after etching pattern transfer through the TERA layer to form an oxidized TERA layer having chemical properties similar to oxide. The methods provide all of the advantages of the TERA material and allows for high etch selectivity (approximately 5-10:1) for etching to pattern transfer through nitride. In addition, the methodology reduces LER and allows for trimming despite reduced photoresist thickness.Type: ApplicationFiled: November 10, 2003Publication date: May 12, 2005Applicant: International Business Machines CorporationInventors: Katherina Babich, Scott Halle, David Horak, Arpan Mahorowala, Wesley Natzle, Dirk Pfeiffer, Hongwen Yan
-
Patent number: 6849153Abstract: A method for removal of post reactive ion etch sidewall polymer rails on a Al/Cu metal line of a semiconductor or microelectronic composite structure comprising: 1) supplying a mixture of an etching gas and an acid neutralizing gas into a vacuum chamber in which said composite structure is supported to form a water soluble material of sidewall polymer rails left behind on the Al/Cu metal line from the RIE process; removing the water soluble material with deionized water; and removing photo-resist from said composite structure by either a water-only plasma process or a chemical down stream etching method; or 2) forming a water-only plasma process to strip the photo-resist layer of a semiconductor or microelectronic composite structure previously subjected to a RIE process; supplying a mixture of an etching gas and an acid neutralizing gas into a vacuum chamber on which said structure is supported to form a water soluble material of saidwall polymer rails left behind on the Al/Cu metal line from the RIE procType: GrantFiled: December 3, 1998Date of Patent: February 1, 2005Assignees: Siemens Aktiengesellschaft, International Business Machines CorporationInventors: Ravikumar Ramachandran, Wesley Natzle, Martin Gutsche, Hiroyuki Akatsu, Chien Yu
-
Patent number: 6841831Abstract: A sub-0.05 ?m channel length fully-depleted SOI MOSFET device having low source and drain resistance and minimal overlap capacitance and a method of fabricating the same are provided. The sub-0.05 ?m channel length fully-depleted SOI MOSFET device includes an SOI structure which contains at least an SOI layer having a channel region of a first thickness and abutting source/drain regions of a second thickness present therein, wherein the second thickness is greater than the first thickness and the source/drain regions having a salicide layer present thereon. A gate region is present also atop the SOI layer.Type: GrantFiled: June 13, 2003Date of Patent: January 11, 2005Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Diane C. Boyd, Kevin K. Chan, Wesley Natzle, Leathen Shi
-
Publication number: 20050003589Abstract: A method for preventing polysilicon stringer formation under the active device area of an isolated ultra-thin Si channel device is provided. The method utilizes a chemical oxide removal (COR) processing step to prevent stinger formation, instead of a conventional wet etch process wherein a chemical etchant such as HF is employed. A silicon-on-insulator (SOI) structure is also provided. The structure includes at least a top Si-containing layer located on a buried insulating layer; and an oxide filled trench isolation region located in the top Si-containing layer and a portion of the buried insulating layer. No undercut regions are located beneath the top Si-containing layer.Type: ApplicationFiled: June 4, 2004Publication date: January 6, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bruce Doris, Thomas Kanarsky, Meikei Ieong, Wesley Natzle
-
Patent number: 6660598Abstract: A sub-0.05 &mgr;m channel length fully-depleted SOI MOSFET device having low source and drain resistance and minimal overlap capacitance and a method of fabricating the same are provided. In accordance with the method of the present invention, at least one dummy gate region is first formed atop an SOI layer. The dummy gate region includes at least a sacrificial polysilicon region and first nitride spacers located on sidewalls of the sacrificial polysilicon region. Next, an oxide layer that is coplanar with an upper surface of the dummy gate region is formed and then the sacrificial polysilicon region is removed to expose a portion of the SOI layer. A thinned device channel region is formed in the exposed portion of the SOI layer and thereafter inner nitride spacers are formed on exposed walls of the fist nitride spacers. Next, a gate region is formed over the thinned device channel region and then the oxide layer is removed so as to expose thicker portions of the SOI layer than de device channel region.Type: GrantFiled: February 26, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Diane C. Boyd, Kevin K. Chan, Wesley Natzle, Leathen Shi
-
Patent number: 6656824Abstract: The present invention provides a method for fabricating low-resistance, sub-0.1 &mgr;m channel T-gate MOSFETs that do not exhibit any poly depletion problems. The inventive method employs a damascene-gate processing step and a chemical oxide removal etch to fabricate such MOSFETs. The chemical oxide removal may be performed in a vapor containing HF and NH3 or a plasma containing HF and NH3.Type: GrantFiled: November 8, 2002Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Wesley Natzle
-
Publication number: 20030211681Abstract: A sub-0.05 &mgr;m channel length fully-depleted SOI MOSFET device having low surface and drain resistance and minimal overlap capacitance and a method of fabricating the same are provided. The sub-0.05 &mgr;m channel length fully-depleted SOI MOSFET device includes an SOI structure which contains at least an SOI layer having a channel region of a first thickness and abutting source/drain regions of a second thickness present therein, wherein the second thickness is greater than the first thickness and the source/drain regions having a salicide layer present thereon. A gate region is present also atop the SOI layer.Type: ApplicationFiled: June 13, 2003Publication date: November 13, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hussein I. Hanafi, Diane C. Boyd, Kevin K. Chan, Wesley Natzle, Leathen Shi
-
METHOD OF FORMING A FULLY-DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET HAVING A THINNED CHANNEL REGION
Publication number: 20030162358Abstract: A sub-0.05 &mgr;m channel length fully-depleted SOI MOSFET device having low source and drain resistance and minimal overlap capacitance and a method of fabricating the same are provided. The sub-0.05 &mgr;m channel length fully-depleted SOI MOSFET device includes an SOI structure which contains at least an SOI layer having a channel region of a first thickness and abutting source/drain regions of a second thickness present therein, wherein the second thickness is greater than the first thickness and the source/drain regions having a salicide layer present thereon. A gate region is present also atop the SOI layer.Type: ApplicationFiled: February 26, 2002Publication date: August 28, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hussein I. Hanafi, Diane C. Boyd, Kevin K. Chan, Wesley Natzle, Leathen Shi -
Publication number: 20020063110Abstract: Lines are fabricated by patterning a hard mask to provide a line segment, the line segment having a first dimension measured across the line segment; reacting a surface layer of the line segment to form a layer of a reaction product on a remaining portion of the line segment; and removing the reaction product without attacking the remaining portion of the line segment and without attacking the substrate to form the line segment with a dimension across the line segment that is smaller than the first dimension.Type: ApplicationFiled: November 30, 2000Publication date: May 30, 2002Inventors: Marc W. Cantell, Wesley Natzle, Steven M. Ruegsegger
-
Patent number: 6335261Abstract: A method is described for filling a high-aspect-ratio feature, in which compatible deposition and etching steps are performed in a sequence. The feature is formed as an opening in a substrate having a surface; a fill material is deposited at the bottom of the feature and on the surface of the substrate; deposition on the surface adjacent the feature causes formation of an overhang structure partially blocking the opening. The fill material is then reacted with a reactant to form a solid reaction product having a greater specific volume than the fill material. The overhang structure is thus converted into a reaction product structure blocking the opening. The reaction product (including the reaction product structure) is then desorbed, thereby exposing unreacted fill material at the bottom of the feature. The depositing and reacting steps may be repeated, with a final depositing step to fill the feature. Each sequence of depositing, reacting and desorbing reduces the aspect ratio of the feature.Type: GrantFiled: May 31, 2000Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Wesley Natzle, Richard A. Conti, Laertis Economikos, Thomas Ivers, George D. Papasouliotis