Patents by Inventor William T. Motsiff
William T. Motsiff has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040056322Abstract: The act of blowing an unpassivated electrical fuse (for example, fuse 405) using a laser can result in the splattering of the fuse material and result in electrical short circuits. A blast barrier (for example blast barrier 406) formed around an area of the fuse that is blown by the laser helps to contain the splattering of the fuse material. The blast barrier may be formed from the same material as the fuses themselves and therefore, can be created in the same fabrication step.Type: ApplicationFiled: September 19, 2002Publication date: March 25, 2004Inventors: Gerald R. Friese, Andy Cowley, Mohammed Fazil Fayaz, William T. Motsiff
-
Patent number: 6674168Abstract: A method of reworking BEOL (back end of a processing line) metallization levels of damascene metallurgy comprises forming a plurality of BEOL metallization levels over a substrate, forming line and via portions in the BEOL metallization levels, selectively removing at least one of the BEOL metallization levels to expose the line and via portions, and replacing the removed BEOL metallization levels with at least one new BEOL metallization level, wherein the BEOL metallization levels comprise a first dielectric layer and a second dielectric layer, and wherein the first dielectric layer comprising a lower dielectric constant material than the second dielectric layer.Type: GrantFiled: January 21, 2003Date of Patent: January 6, 2004Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Robert M Geffken, Vincent J McGahay, William T. Motsiff, Mark P. Murray, Amanda L. Piper, Anthony K. Stamper, David C. Thomas, Christy S. Tyberg, Elizabeth T. Webster
-
Patent number: 6667533Abstract: Disclosed is a conductive fuse for a semiconductor device, comprising: a pair of contact portions integrally connected to a fusible portion by connecting portions; the contact portions thicker than the connecting portions and the connecting portions thicker than the fusible portion; a first dielectric under the connecting portions and the fusible portion and extending between the pair of contact portions; and a second dielectric between the first dielectric and the fusible portion, the second dielectric extending between the connecting portions and defining the length of the fusible portion.Type: GrantFiled: March 11, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Anthony K. Stamper
-
Patent number: 6661106Abstract: The present invention relates to an alignment mark structure for laser fusing. An alignment mark structure is formed which is comprised of image elements that are placed on different film layers in a semiconductor device. Alignment is accomplished by examining the difference in reflected energy of a laser beam as the beam traverses the alignment mark structure. By forming the alignment mark structure such that it has elements on different film layers, the reflected energy can be modulated to avoid the situation in which no difference in reflected energy is found, which would make the alignment mark invisible to the laser fusing tool. A method of applying the alignment mark structure is also disclosed.Type: GrantFiled: August 13, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: Richard A. Gilmour, William A. Klaasen, William T. Motsiff
-
Publication number: 20030168714Abstract: Disclosed is a conductive fuse for a semiconductor device, comprising: a pair of contact portions integrally connected to a fusible portion by connecting portions; the contact portions thicker than the connecting portions and the connecting portions thicker than the fusible portion; a first dielectric under the connecting portions and the fusible portion and extending between the pair of contact portions; and a second dielectric between the first dielectric and the fusible portion, the second dielectric extending between the connecting portions and defining the length of the fusible portion.Type: ApplicationFiled: March 11, 2002Publication date: September 11, 2003Applicant: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Anthony K. Stamper
-
Publication number: 20030156289Abstract: A laser alignment target is provided having a surface that is out of plane with and has substantially the same first reflectivity as an adjacent surface of the semiconductor device, and a sidewall having a second reflectivity different than the first reflectivity. The target provides sidewalls that provide contrast for finding the target despite loss of contrast created by layers of dielectric over the target and use of short wavelength light.Type: ApplicationFiled: February 20, 2002Publication date: August 21, 2003Applicant: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Richard A. Gilmour, William T. Motsiff, Christopher D. Muzzy
-
Publication number: 20030141598Abstract: Disclosed is a semiconductor device comprising: a multiplicity of wiring levels, each wiring level comprising conductive wires and a multiplicity of conductive fill shapes embedded in a dielectric; at least some of the fill shapes in at least two adjacent wiring levels being co-aligned; and where the fill shapes on adjacent levels are aligned, one or more conductive vias extending between and joining each co-aligned fill shape in each adjacent wiring level. The joined fill shapes serve to reinforce and support the dielectric, which may be a non-rigid or low-k dielectric.Type: ApplicationFiled: January 15, 2003Publication date: July 31, 2003Inventors: Timothy G. Dunham, Howard S. Landis, William T. Motsiff
-
Publication number: 20030116820Abstract: A structure and method of fabricating a semiconductor corrosion resistant metal fuse line including a refractory liner which can also act as a resistor is disclosed. Fabrication is accomplished using damascene process. The metal structure can be formed on a semiconductor substrate including a first portion including a first layer and a second layer, the first layer having higher resistivity than the second layer, the second layer having horizontal and vertical surfaces that are in contact with the first layer in the first portion, and a second portion coupled to the first portion, the second portion being comprised of the first layer, the first layer not being in contact with the horizontal and vertical surfaces of the second layer in the second portion. The metal structure can be used as a corrosion resistant fuse. The metal structure can also be used as a resistive element.Type: ApplicationFiled: September 25, 2002Publication date: June 26, 2003Inventors: Timothy H. Daubenspeck, Daniel C. Edelstein, Robert M. Geffken, William T. Motsiff, Anthony K. Stamper, Steven H. Voldman
-
Patent number: 6573538Abstract: A thermal management system for a semiconductor chip including at least one region of thermally conductive material included internally within the semiconductor chip.Type: GrantFiled: November 12, 1998Date of Patent: June 3, 2003Assignee: International Business Machines CorporationInventors: William T. Motsiff, Michael J. Shapiro
-
Publication number: 20030094696Abstract: Disclosed is a semiconductor device comprising: a multiplicity of wiring levels, each wiring level comprising conductive wires and a multiplicity of conductive fill shapes embedded in a dielectric; at least some of the fill shapes in at least two adjacent wiring levels being co-aligned; and where the fill shapes on adjacent levels are aligned, one or more conductive vias extending between and joining each co-aligned fill shape in each adjacent wiring level. The joined fill shapes serve to reinforce and support the dielectric, which may be a non-rigid or low-k dielectric.Type: ApplicationFiled: November 16, 2001Publication date: May 22, 2003Applicant: International Business Machines CorporationInventors: Timothy G. Dunham, Howard S. Landis, William T. Motsiff
-
Patent number: 6559543Abstract: Disclosed is a semiconductor device comprising: a multiplicity of wiring levels, each wiring level comprising conductive wires and a multiplicity of conductive fill shapes embedded in a dielectric; at least some of the fill shapes in at least two adjacent wiring levels being co-aligned; and where the fill shapes on adjacent levels are aligned, one or more conductive vias extending between and joining each co-aligned fill shape in each adjacent wiring level. The joined fill shapes serve to reinforce and support the dielectric, which may be a non-rigid or low-k dielectric.Type: GrantFiled: November 16, 2001Date of Patent: May 6, 2003Assignee: International Business Machines CorporationInventors: Timothy G. Dunham, Howard S. Landis, William T. Motsiff
-
Publication number: 20030071324Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: ApplicationFiled: October 23, 2002Publication date: April 17, 2003Inventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 6512292Abstract: Semiconductor chip structures are provided with embedded thermal conductors for removing heat from one or more electrically conductive circuit members thereof, wherein the circuit members are formed on one or more dielectric layers above a substrate, each layer having a low dielectric constant and a low thermal conductivity. One or more cooling posts, for example, multiple thermally conductive plugs, are selectively disposed within the semiconductor chip structure adjacent to one or more electrically conductive members and thermally coupled thereto so that heat produced by the members is transferred into and through the cooling posts for forwarding to the substrate and/or to an upper surface of the semiconductor chip structure. The backside of the substrate has a thermal sink thermally coupled thereto and electrically isolated from the substrate.Type: GrantFiled: September 12, 2000Date of Patent: January 28, 2003Assignee: International Business Machines CorporationInventors: Douglas S. Armbrust, William F. Clark, William A. Klaasen, William T. Motsiff, Timothy D. Sullivan
-
Publication number: 20030017650Abstract: Semiconductor chip structures are provided with embedded thermal conductors for removing heat from one or more electrically conductive circuit members thereof, wherein the circuit members are formed on one or more dielectric layers above a substrate, each layer having a low dielectric constant and a low thermal conductivity. One or more cooling posts, for example, multiple thermally conductive plugs, are selectively disposed within the semiconductor chip structure adjacent to one or more electrically conductive members and thermally coupled thereto so that heat produced by the members is transferred into and through the cooling posts for forwarding to the substrate and/or to an upper surface of the semiconductor chip structure. The backside of the substrate has a thermal sink thermally coupled thereto and electrically isolated from the substrate.Type: ApplicationFiled: September 12, 2002Publication date: January 23, 2003Applicant: International Business Machines CorporationInventors: Douglas S. Armbrust, William F. Clark, Willam A. Klaasen, William T. Motsiff, Timothy D. Sullivan
-
Patent number: 6498056Abstract: A structure and method for providing an antifuse which is closed by laser energy with an electrostatic assist. Two or more metal segments are formed over a semiconductor structure with an air gap or a porous dielectric between the metal segments. Pulsed laser energy is applied to one or more of the metal segments while a voltage potential is applied between the metal segments to create an electrostatic field. The pulsed laser energy softens the metal segment, and the electrostatic field causes the metal segments to move into contact with each other. The electrostatic field reduces the amount of laser energy which must be applied to the semiconductor structure to close the antifuse.Type: GrantFiled: October 31, 2000Date of Patent: December 24, 2002Assignee: International Business Machines CorporationInventors: William T. Motsiff, William R. Tonti, Richard Q. Williams
-
Patent number: 6498385Abstract: A structure and method of fabricating a semiconductor corrosion resistant metal fuse line including a refractory liner which can also act as a resistor is disclosed. Fabrication is accomplished using damascene process. The metal structure can be formed on a semiconductor substrate including a first portion including a first layer and a second layer, the first layer having higher resistivity than the second layer, the second layer having horizontal and vertical surfaces that are in contact with the first layer in the first portion, and a second portion coupled to the first portion, the second portion being comprised of the first layer, the first layer not being in contact with the horizontal and vertical surfaces of the second layer in the second portion. The metal structure can be used as a corrosion resistant fuse. The metal structure can also be used as a resistive element. The high voltage tolerant resistor structure allows for usage in mixed-voltage, and mixed signal and analog/digital applications.Type: GrantFiled: September 1, 1999Date of Patent: December 24, 2002Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Daniel C. Edelstein, Robert M. Geffken, William T. Motsiff, Anthony K. Stamper, Steven H. Voldman
-
Patent number: 6496053Abstract: A structure and method for a programming device or a fuse includes a capacitive circuit having a capacitance which is alterable. The capacitive circuit can include a first capacitor, a fuse link connected to the first capacitor and a second capacitor connected to the fuse link, wherein removing a portion of the fuse link changes the capacitance.Type: GrantFiled: October 13, 1999Date of Patent: December 17, 2002Assignee: International Business Machines CorporationInventors: Timothy Daubenspeck, Kurt R. Kimmel, William A. Klaasen, William T. Motsiff, Rosemary A. Previti-Kelly, W David Pricer, Jed H. Rankin
-
Patent number: 6492207Abstract: A structure and method of fabricating a metallization fuse line is disclosed. The structure can be formed on a semiconductor substrate, including an insulator structure formed on the substrate, the insulator structure having an upper layer and a lower layer, the upper being thinner than the lower, the insulator structure having a plurality of openings of varying depth, and a metal structure inlaid in the insulator structure, the metal structure having first and second portions and a third portion there between that is substantially more resistive than the first and second portions, the third portion having a thickness substantially- similar to the thickness of the upper layer of the insulator structure. The upper layer includes a nitride, the lower layer includes an oxide and the metal structure includes copper. The fuse structure allows formation of “easy to laser delete” thin metal fuses within segments of thick metal lines.Type: GrantFiled: April 26, 2001Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: Dennis P. Bouldin, Timothy H. Daubenspeck, William T. Motsiff
-
Publication number: 20020182837Abstract: A fusible link for a semiconductor device comprises an insulating substrate and a conductive line pair on the surface of the insulating substrate, with the conductive line pair having spaced ends. A polymer is disposed over the insulating substrate and between the conductive line pair ends. The polymer is capable of being changed from a non-conductive to a conductive state upon exposure to an energy beam. Preferably, the polymer comprises a polyimide, more preferably, a polymer/onium salt mixture, most preferably, a polyaniline polymer doped with a triphenylsufonium salt. The link may further comprise a low k nanopore/nanofoam dielectric material adjacent the conductive line ends.Type: ApplicationFiled: May 31, 2002Publication date: December 5, 2002Applicant: International Business Machines CorporationInventors: Timothy H. Daubenspeck, William A. Klaasen, William T. Motsiff, Rosemary A. Previti-Kelly, Jed H. Rankin
-
Patent number: 6472230Abstract: A method and structure for a programmable circuit that includes a magnetic device having a reluctance which is alterable.Type: GrantFiled: March 20, 2002Date of Patent: October 29, 2002Assignee: International Business Machines CorporationInventors: Kurt R. Kimmel, J. Alex Chediak, William T. Motsiff, Wilbur D. Pricer, Richard Q. Williams