Patents by Inventor Xicheng Jiang
Xicheng Jiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140266099Abstract: A circuit for a charge-pump low-dropout (LDO) regulator may include a comparator circuit configured to control a pass transistor based on an error signal. A pre-charge path may be provided between a supply voltage and an output node of the regulator. The pre-charge path may be configured to allow charging of an output capacitor to a pre-charge voltage during a pre-charge operation mode. The output capacitor may be coupled between the output node of the regulator and ground potential. The pass transistor may be configured to allow charging of the output capacitor during an LDO mode of operation. A charge-pump circuit may be configured to provide a current for charging the output capacitor during the LDO mode of operation.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: Broadcom CorporationInventors: I-Ning Ku, Hui Zheng, Xicheng Jiang
-
Publication number: 20140254779Abstract: A multi-mode line driver circuit designed to be fabricated in a CMOS process and capable of supporting a plurality of operating modes corresponding, for example, to different profiles of communication standards such as xDSL standards. The line driver circuit incorporates integrated mode switches with a two-stage amplifier architecture to relax amplifier requirements by distributing the signal gain into two amplifier stages. Reconfigurable feedback loops are provided to permit design optimization for particular modes of operation (e.g., ADSL and VDSL compliant modes). In one embodiment implemented as a Class-H amplifier, lift amplifier(s) are provided between a first amplifier stage and a second amplifier stage for controlling voltage supply levels of the second amplifier stage. The lift amplifiers may be enabled by voltage threshold detection circuitry that monitors either the input or the output signals of the first amplifier stage depending on the operable transmission mode.Type: ApplicationFiled: March 26, 2013Publication date: September 11, 2014Applicant: Broadcom CorporationInventors: Hui Zheng, Sasi Kumar Arunachalam, Alex Jianzhong Chen, Aravind Kumar Padyana, I-Ning Ku, Jungwoo Song, Xicheng Jiang
-
Patent number: 8824538Abstract: Methods and systems adaptively equalizing an analog information signal, the method including sampling the analog information signal to provide analog samples including post-transition samples and steady-state samples, and equalizing the analog samples to produce equalized analog samples. The equalizing includes determining a difference between an average post-transition amplitude associated with at least one of the post-transition samples and an average steady-state amplitude associated with at least one of the steady-state samples, and adjusting an equalization coefficient to adjust the difference between the average post-transition amplitude and the average steady-state amplitude.Type: GrantFiled: May 16, 2013Date of Patent: September 2, 2014Assignee: Broadcom CorporationInventors: Aaron Buchwald, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Patent number: 8798219Abstract: A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each receiver includes a timing recovery system for tracking a phase and a frequency of the serial data signal associated with the receiver. The timing recovery system includes a phase interpolator responsive to phase control signals and a set of reference signals having different predetermined phases. The phase interpolator derives a sampling signal, having an interpolated phase, to sample the serial data signal. The timing recovery system in each receiver independently phase-aligns and frequency synchronizes the sampling signal to the serial data signal associated with the receiver. A receiver can include multiple paths for sampling a received, serial data signal in accordance with multiple time-staggered sampling signals, each having an interpolated phase.Type: GrantFiled: February 15, 2013Date of Patent: August 5, 2014Assignee: Broadcom CorporationInventors: Aaron W. Buchwald, Michael Le, Josephus van Engelen, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Patent number: 8705752Abstract: A noise reduction circuit for reducing the effects of low frequency noise such as wind noise in communications applications is described. In one embodiment, the noise reduction circuit features a high pass filter formed by exploiting the existing off-chip AC coupling capacitances in making the connection to the source of audio signals. The filter may be adaptive to environmental low frequency noise level through programming the shunt resistances. A low-noise wide dynamic range programmable gain amplifier is also described. Adaptive equalization of the audio signal is also described through the utilization of programmable front-end resistors and a back-end audio equalizer.Type: GrantFiled: September 20, 2006Date of Patent: April 22, 2014Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jungwoo Song, Jianlong Chen
-
Patent number: 8686789Abstract: A Class-D amplifier arrangement is disclosed that implements an auxiliary feedback loop and a primary feedback loop. The auxiliary feedback loop operates upon an input signal when the Class-D amplifier arrangement is operating under a power-up condition and a power-down condition so that a modulated signal is confined within the auxiliary feedback loop during the power-up condition and the power-down condition. The confinement of the modulated signal within the auxiliary feedback loop during the power-up condition and the power-down condition diverts transient signals coupled onto the modulated signal from an output device. The primary feedback loop operates upon the input signal when the Class-D amplifier arrangement is operating under a normal condition so that the modulated signal is introduced to the output device during the normal condition.Type: GrantFiled: December 19, 2011Date of Patent: April 1, 2014Assignee: Broadcom CorporationInventors: Xicheng Jiang, Minsheng Wang
-
Publication number: 20140044280Abstract: Systems and methods that reduce or remove idle tones and noise from an audio signal are provided. According to various embodiments, a level of the received input signal is detected and a control signal can be generated based on the detected level. When the detected level is above a pre-determined threshold value, then the input signal (which may have been processed) is output. When the input falls below the pre-determined threshold, then a constant signal is output instead, where the constant signal may be one of a ground signal, or other constant voltage signal.Type: ApplicationFiled: August 10, 2012Publication date: February 13, 2014Applicant: Broadcom CorporationInventor: Xicheng JIANG
-
Publication number: 20130251020Abstract: Methods and systems adaptively equalizing an analog information signal, the method including sampling the analog information signal to provide analog samples including post-transition samples and steady-state samples, and equalizing the analog samples to produce equalized analog samples. The equalizing includes determining a difference between an average post-transition amplitude associated with at least one of the post-transition samples and an average steady-state amplitude associated with at least one of the steady-state samples, and adjusting an equalization coefficient to adjust the difference between the average post-transition amplitude and the average steady-state amplitude.Type: ApplicationFiled: May 16, 2013Publication date: September 26, 2013Applicant: Broadcom CorporationInventors: Aaron Buchwald, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Patent number: 8472512Abstract: Methods and systems for adaptively equalizing an analog information signal for a signal path, including sampling the analog information signal, thereby generating analog samples, and performing an equalizing process on the analog samples, wherein the equalizing includes processing an average of post-transition sample amplitudes and an average of steady state sample amplitudes of the analog samples to produce equalized analog samples.Type: GrantFiled: May 9, 2012Date of Patent: June 25, 2013Assignee: Broadcom CorporationInventors: Aaron Buchwald, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Publication number: 20130154736Abstract: A Class-D amplifier arrangement is disclosed that implements an auxiliary feedback loop and a primary feedback loop. The auxiliary feedback loop operates upon an input signal when the Class-D amplifier arrangement is operating under a power-up condition and a power-down condition so that a modulated signal is confined within the auxiliary feedback loop during the power-up condition and the power-down condition. The confinement of the modulated signal within the auxiliary feedback loop during the power-up condition and the power-down condition diverts transient signals coupled onto the modulated signal from an output device. The primary feedback loop operates upon the input signal when the Class-D amplifier arrangement is operating under a normal condition so that the modulated signal is introduced to the output device during the normal condition.Type: ApplicationFiled: December 19, 2011Publication date: June 20, 2013Applicant: BROADCOM CORPORATIONInventors: Xicheng JIANG, Minsheng Wang
-
Patent number: 8466743Abstract: Disclosed is an amplifier circuit configured to amplify a pulse stream. The amplifier circuit comprises a switching block including a first switch operable to couple an output node of the switching block to a positive reference voltage, a second switch operable to couple the output node to a ground reference voltage and a third switch operable to couple the output node to a negative reference voltage. The amplifier circuit is configured to amplify the pulse stream into an amplified signal detectable at the output node such that the amplified signal has a common-mode voltage level substantially equal to zero volts. In one embodiment, the amplifier circuit is configured to amplify the pulse stream in accordance with a Class-D amplification scheme. In one embodiment, the output node can be directly connected to a load device without a DC blocking capacitor being interposed between the output node and the load device.Type: GrantFiled: April 27, 2010Date of Patent: June 18, 2013Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jungwoo Song
-
Patent number: 8452428Abstract: Aspects of a method and system for detecting and identifying electronic accessories or peripherals utilizing a hardware audio CODEC are provided. In this regard, a hardware audio CODEC may be operable to compare one or more voltages on one or more biased pins of an accessory or peripheral port to one or more reference voltages and generate one or more digital representations of the one or more voltages on the biased one or more pins. An accessory or peripheral attached to the accessory or peripheral port may be identified based on the comparison and/or the generated one or more digital representations. The one or more bias voltages may be controlled based on a result of the comparison and/or the generated digital representations. The one or more bias voltages may be reduced after an attached accessory or peripheral has been identified.Type: GrantFiled: November 10, 2008Date of Patent: May 28, 2013Assignee: Broadcom CorporationInventors: Hongwei Kong, Nelson Sollenberger, Todd L. Brooks, Yee Ling Cheung, Xicheng Jiang
-
Patent number: 8433020Abstract: A high-speed serial data transceiver includes multiple receivers and transmitters for receiving and transmitting multiple analog, serial data signals at multi-gigabit-per-second data rates. Each receiver includes a timing recovery system for tracking a phase and a frequency of the serial data signal associated with the receiver. The timing recovery system includes a phase interpolator responsive to phase control signals and a set of reference signals having different predetermined phases. The phase interpolator derives a sampling signal, having an interpolated phase, to sample the serial data signal. The timing recovery system in each receiver independently phase-aligns and frequency synchronizes the sampling signal to the serial data signal associated with the receiver. A receiver can include multiple paths for sampling a received, serial data signal in accordance with multiple time-staggered sampling signals, each having an interpolated phase.Type: GrantFiled: June 5, 2006Date of Patent: April 30, 2013Assignee: Broadcom CorporationInventors: Aaron W. Buchwald, Michael Le, Josephus Van Engelen, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Publication number: 20130049763Abstract: Presented are circuits and methods for providing real-time short-circuit detection, capable of detecting a short-circuit prior to occurrence of an over-limit current event. Such a circuit can be used to provide real-time short-circuit detection for a switched-mode system for a switched-mode system having a pre-driver and a power stage, and includes a reference block for generating a reference voltage according to drive signals provided by the pre-driver, and a comparator, which may be a synchronized comparator. The comparator is configured to compare the reference voltage to a switching node voltage generated in a power stage of the switched-mode system, and to produce an output enabling detection of the short-circuit in the switched-mode system.Type: ApplicationFiled: November 23, 2011Publication date: February 28, 2013Applicant: BROADCOM CORPORATIONInventors: Xicheng Jiang, Jianlong Chen, Sasi Kumar Arunachalam
-
Patent number: 8288971Abstract: A disclosed embodiment is a programmable integrated circuit such as an audio processor or a base band processor for generating a low noise and programmable microphone bias voltage or current. The programmable integrated circuit generates a programmable reference input, where the reference input is programmably generated from at least one power source, such as a on-chip audio power supply, an on-chip power supply, or an off-chip power supply, for use by a regulator. The regulator in the programmable integrated circuit receives a bias input and the programmable reference input and generates a programmable output for biasing a microphone. The bias input for the regulator can be provided by an off-chip power supply or an on-chip power supply. The reference input provided to the regulator can be appropriately filtered to reduce noise. In one embodiment, the programmable reference input and the programmable output are programmed by first and second potentiometers, respectively.Type: GrantFiled: January 11, 2008Date of Patent: October 16, 2012Assignee: Broadcom CorporationInventor: Xicheng Jiang
-
Publication number: 20120243598Abstract: Methods and systems for adaptively equalizing an analog information signal for a signal path, including sampling the analog information signal, thereby generating analog samples, and performing an equalizing process on the analog samples, wherein the equalizing includes processing an average of post-transition sample amplitudes and an average of steady state sample amplitudes of the analog samples to produce equalized analog samples.Type: ApplicationFiled: May 9, 2012Publication date: September 27, 2012Applicant: Broadcom CorporationInventors: Aaron Buchwald, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Patent number: 8237495Abstract: Disclosed is a high efficiency amplifier operable to substantially reduce electromagnetic interference (EMI). The high efficiency amplifier comprises an output stage to provide a high powered signal to a load. The high efficiency amplifier further comprises an overlap protection circuit to produce a timing non-overlap in a control signal for the output stage, and an edge control circuit to reduce a transient portion of the high powered signal to substantially reduce the EMI. The overlap protection circuit and the edge control circuit may be implemented with resistive source degeneration. Also disclosed is a related method. In one embodiment, the high efficiency amplifier and the related method may be incorporated into a cellular telephone or a mobile audio device.Type: GrantFiled: July 7, 2010Date of Patent: August 7, 2012Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jianlong Chen
-
Patent number: 8237496Abstract: Disclosed is a switching amplifier having an enhanced supply rejection. The switching amplifier comprises a digital modulator that provides a modulated signal. The switching amplifier further comprises a closed-loop analog driver that is coupled to the digital modulator. As disclosed, the closed-loop analog driver is configured to re-modulate a modulation signal that corresponds to the modulated signal. An output stage of the switching amplifier is driven by the re-modulated signal, thereby providing enhanced supply rejection. In one embodiment, the modulated signal is produced by a digital pulse-width modulator (PWM) circuit of a Class-D amplifier, and has a pulse rate substantially less than a clock rate of the digital PWM circuit. In one embodiment, the switching amplifier is implemented as an audio amplifier in a mobile communication device such as a cellular telephone.Type: GrantFiled: July 29, 2010Date of Patent: August 7, 2012Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jungwoo Song, Minsheng Wang, Todd L. Brooks
-
Patent number: 8223828Abstract: Methods and systems for minimizing distortions in an analog data signal include equalizing the analog data signal at a receive end. In an embodiment, the invention adapts equalization parameters to a signal path associated with the analog data signal. Adaptive control logic is implemented with analog and/or digital components. In an embodiment, the invention equalizes a discrete-time analog representation of an analog data signal. In an embodiment, the invention digitally controls equalization parameters. In an embodiment, a resultant equalized analog data signal is digitized. In an example implementation, an analog data signal is sampled, a quality of the samples is measured, and one or more equalization parameters are adjusted with digital controls as needed to minimize distortion of the samples. The equalized samples are then digitized. The present invention is suitable for lower rate analog data signals and multi-gigabit data rate analog signals.Type: GrantFiled: October 22, 2007Date of Patent: July 17, 2012Assignee: Broadcom CorporationInventors: Aaron Buchwald, Xicheng Jiang, Hui Wang, Howard A. Baumer, Avanindra Madisetti
-
Patent number: 8212612Abstract: Disclosed is a closed-loop class-D amplifier circuit including a modulated reference signal generator that provides a modulated reference signal in a feed-forward path, where the reference signal is modulated corresponding to an input signal. The closed-loop class-D amplifier circuit further includes a comparator to generate a control signal based on a comparison of the modulated reference signal and a correction signal, which in turn is produced by filtering a combination of the input signal and a feedback signal. The closed-loop class-D amplifier circuit also includes a pulse generator to generate a pulse-width-modulated signal to drive an output stage of the closed-loop class-D amplifier based on the control signal.Type: GrantFiled: July 19, 2010Date of Patent: July 3, 2012Assignee: Broadcom CorporationInventors: Jungwoo Song, Xicheng Jiang, Minsheng Wang, Todd L. Brooks