Patents by Inventor Yao-Chung Chang
Yao-Chung Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145554Abstract: Various embodiments of the present disclosure are directed towards a method for forming a semiconductor structure, the method includes forming a buffer layer over a substrate. An active layer is formed on the buffer layer. A top electrode is formed on the active layer. An etch process is performed on the buffer layer and the substrate to define a plurality of pillar structures. The plurality of pillar structures include a first pillar structure laterally offset from a second pillar structure. At least portions of the first and second pillar structures are spaced laterally between sidewalls of the top electrode.Type: ApplicationFiled: January 11, 2024Publication date: May 2, 2024Inventors: Yao-Chung Chang, Chun Lin Tsai, Ru-Yi Su, Wei Wang, Wei-Chen Yang
-
Patent number: 11908905Abstract: Various embodiments of the present disclosure are directed towards a method for forming a semiconductor structure, the method includes forming a buffer layer over a substrate. An active layer is formed on the buffer layer. A top electrode is formed on the active layer. An etch process is performed on the buffer layer and the substrate to define a plurality of pillar structures. The plurality of pillar structures include a first pillar structure laterally offset from a second pillar structure. At least portions of the first and second pillar structures are spaced laterally between sidewalls of the top electrode.Type: GrantFiled: July 18, 2022Date of Patent: February 20, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Chung Chang, Chun Lin Tsai, Ru-Yi Su, Wei Wang, Wei-Chen Yang
-
Patent number: 11906355Abstract: An in-cell optical sensing display panel includes a pixel array, a plurality of first optical sensors and a plurality of second optical sensors. The pixel array is disposed in an active area of the in-cell optical sensing display panel, and the active area includes a first region and a second region which surrounds the first region. The sensor array is disposed in the first region of the active area and is configured to sense a fingerprint of a finger touching a surface of the in-cell optical sensing display panel. The second optical sensors are disposed in the second region of the active area and are configured to sense ambient light, and the second optical sensors are not to be used for fingerprint sensing.Type: GrantFiled: January 31, 2023Date of Patent: February 20, 2024Assignee: Novatek Microelectronics Corp.Inventors: Yu-Ying Tang, Yao Chung Chang, Chih-Chang Lai
-
Publication number: 20240039815Abstract: An example method for using wireless packets to indicate boot status of a network device is disclosed. The method includes initiating a boot sequence of a network device. The method also includes during at least a portion of the boot sequence, transmitting a first wireless packet comprising data indicating a boot status of the network device, wherein the boot status indicates the network device is booting. The method also includes transmitting a second wireless packet comprising data indicating the boot status of the network device, wherein the boot status indicates the network device has finished booting.Type: ApplicationFiled: October 6, 2023Publication date: February 1, 2024Inventors: Robert J. Pera, Yao-Chung Chang, Andrejs Bogdanovs
-
Publication number: 20230326890Abstract: Various embodiments of the present disclosure are directed towards a three-dimensional (3D) IC comprising semiconductor substrates with different bandgaps. The 3D IC chip comprises a first IC chip and a second IC chip overlying and bonded to the first IC chip. The first IC chip comprises a first semiconductor substrate with a first bandgap, and further comprises and a first device on and partially formed by the first semiconductor substrate. The second IC chip comprises a second semiconductor substrate with a second bandgap different than the first bandgap, and further comprises a second device on the second semiconductor substrate.Type: ApplicationFiled: June 24, 2022Publication date: October 12, 2023Inventors: Yao-Chung Chang, Shih-Chien Liu, Chia-Jui Yu, Chun-Lin Tsai
-
Patent number: 11784900Abstract: An example method for using wireless packets to indicate boot status of a network device is disclosed. The method includes initiating a boot sequence of a network device. The method also includes during at least a portion of the boot sequence, transmitting a first wireless packet comprising data indicating a boot status of the network device, wherein the boot status indicates the network device is booting. The method also includes transmitting a second wireless packet comprising data indicating the boot status of the network device, wherein the boot status indicates the network device has finished booting.Type: GrantFiled: October 28, 2021Date of Patent: October 10, 2023Assignee: Ubiquiti Inc.Inventors: Robert J. Pera, Yao-Chung Chang, Andrejs Bogdanovs
-
Publication number: 20230120292Abstract: The present disclosure relates an integrated chip. The integrated chip includes an isolation region disposed within a substrate and surrounding an active area. A gate structure is disposed over the substrate and has a base region and a gate extension finger protruding outward from a sidewall of the base region along a first direction to past opposing sides of the active area. A source contact is disposed within the active area and a drain contact is disposed within the active area and is separated from the source contact by the gate extension finger. A first plurality of conductive contacts are arranged on the gate structure and separated along the first direction. The first plurality of conductive contacts are separated by distances overlying the gate extension finger.Type: ApplicationFiled: February 15, 2022Publication date: April 20, 2023Inventors: Shih-Pang Chang, Haw-Yun Wu, Yao-Chung Chang, Chun-Lin Tsai
-
Publication number: 20230123907Abstract: A semiconductor structure includes: a channel layer; an active layer over the channel layer, wherein the active layer is configured to form a two-dimensional electron gas (2DEG) to be formed in the channel layer along an interface between the channel layer and the active layer; a gate electrode over a top surface of the active layer; and a source/drain electrode over the top surface of the active layer; wherein the active layer includes a first layer and a second layer sequentially disposed therein from the top surface to a bottom surface of the active layer, and the first layer possesses a higher aluminum (Al) atom concentration compared to the second layer. An HEMT structure and an associated method are also disclosed.Type: ApplicationFiled: December 19, 2022Publication date: April 20, 2023Inventors: YAO-CHUNG CHANG, PO-CHIH CHEN, JIUN-LEI JERRY YU, CHUN LIN TSAI
-
Patent number: 11532740Abstract: A semiconductor structure includes: a channel layer; an active layer over the channel layer, wherein the active layer is configured to form a two-dimensional electron gas (2DEG) to be formed in the channel layer along an interface between the channel layer and the active layer; a gate electrode over a top surface of the active layer; and a source/drain electrode over the top surface of the active layer; wherein the active layer includes a first layer and a second layer sequentially disposed therein from the top surface to a bottom surface of the active layer, and the first layer possesses a higher aluminum (Al) atom concentration compared to the second layer. An HEMT structure and an associated method are also disclosed.Type: GrantFiled: March 19, 2021Date of Patent: December 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yao-Chung Chang, Po-Chih Chen, Jiun-Lei Jerry Yu, Chun Lin Tsai
-
Publication number: 20220352325Abstract: Various embodiments of the present disclosure are directed towards a method for forming a semiconductor structure, the method includes forming a buffer layer over a substrate. An active layer is formed on the buffer layer. A top electrode is formed on the active layer. An etch process is performed on the buffer layer and the substrate to define a plurality of pillar structures. The plurality of pillar structures include a first pillar structure laterally offset from a second pillar structure. At least portions of the first and second pillar structures are spaced laterally between sidewalls of the top electrode.Type: ApplicationFiled: July 18, 2022Publication date: November 3, 2022Inventors: Yao-Chung Chang, Chun Lin Tsai, Ru-Yi Su, Wei Wang, Wei-Chen Yang
-
Publication number: 20220336600Abstract: Various embodiments of the present disclosure are directed towards a two-dimensional carrier gas (2DCG) semiconductor device comprising an ohmic source/drain electrode with a plurality of protrusions separated by gaps and protruding from a bottom surface of the ohmic source/drain electrode. The ohmic source/drain electrode overlies a semiconductor film, and the protrusions extend from the bottom surface into the semiconductor film. Further, the ohmic source/drain electrode is separated from another ohmic source/drain electrode that also overlies the semiconductor film. The semiconductor film comprises a channel layer and a barrier layer that are vertically stacked and directly contact at a heterojunction. The channel layer accommodates a 2DCG that extends along the heterojunction and is ohmically coupled to the ohmic source/drain electrode and the other ohmic source/drain electrode. A gate electrode overlies the semiconductor film between the ohmic source/drain electrode and the other source/drain electrode.Type: ApplicationFiled: June 21, 2021Publication date: October 20, 2022Inventors: Shih-Chien Liu, Yao-Chung Chang, Chun Lin Tsai
-
Patent number: 11450749Abstract: Various embodiments of the present disclosure are directed towards a semiconductor structure including a buffer layer disposed between an active layer and a substrate. The active layer overlies the substrate. The substrate and the buffer layer include a plurality of pillar structures that extend vertically from a bottom surface of the active layer in a direction away from the active layer. A top electrode overlies an upper surface of the active layer. A bottom electrode underlies the substrate. The bottom electrode includes a conductive body and a plurality of conductive structures that respectively extend continuously from the conductive body, along sidewalls of the pillar structures, to a lower surface of the active layer.Type: GrantFiled: May 27, 2020Date of Patent: September 20, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Chung Chang, Chun Lin Tsai, Ru-Yi Su, Wei Wang, Wei-Chen Yang
-
Publication number: 20220141106Abstract: An example method for using wireless packets to indicate boot status of a network device is disclosed. The method includes initiating a boot sequence of a network device. The method also includes during at least a portion of the boot sequence, transmitting a first wireless packet comprising data indicating a boot status of the network device, wherein the boot status indicates the network device is booting. The method also includes transmitting a second wireless packet comprising data indicating the boot status of the network device, wherein the boot status indicates the network device has finished booting.Type: ApplicationFiled: October 28, 2021Publication date: May 5, 2022Applicant: Ubiquiti Inc.Inventors: Robert J. Pera, Yao-Chung Chang, Andrejs Bogdanovs
-
Publication number: 20220037518Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes a gallium nitride (GaN) layer on a substrate; an aluminum gallium nitride (AlGaN) layer disposed on the GaN layer; a gate stack disposed on the AlGaN layer; a source feature and a drain feature disposed on the AlGaN layer and interposed by the gate stack; a dielectric material layer is disposed on the gate stack; and a field plate disposed on the dielectric material layer and electrically connected to the source feature, wherein the field plate includes a step-wise structure.Type: ApplicationFiled: June 9, 2021Publication date: February 3, 2022Inventors: Wei Wang, Wei-Chen Yang, Yao-Chung Chang, Ru-Yi Su, Yen-Ku Lin, Chuan-Wei Tsou, Chun Lin Tsai
-
Patent number: 11222968Abstract: The present disclosure provides a semiconductor device comprising a substrate; a first III-V compound layer over the substrate; a second III-V compound layer on the first III-V compound layer; a third III-V compound layer on the second III-V compound layer; a source region on the third III-V compound layer; a drain region on the third III-V compound layer; a first dielectric layer arranged on the second III-V compound layer through the third III-V compound layer; and a gate region on the first dielectric layer, wherein a bottom of the gate region is higher than a top surface of the first dielectric layer; the second lateral distance is larger than the first lateral distance.Type: GrantFiled: December 30, 2019Date of Patent: January 11, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Po-Chih Chen, Jiun-Lei Yu, Yao-Chung Chang, Chun-Lin Tsai
-
Publication number: 20210376090Abstract: Various embodiments of the present disclosure are directed towards a semiconductor structure including a buffer layer disposed between an active layer and a substrate. The active layer overlies the substrate. The substrate and the buffer layer include a plurality of pillar structures that extend vertically from a bottom surface of the active layer in a direction away from the active layer. A top electrode overlies an upper surface of the active layer. A bottom electrode underlies the substrate. The bottom electrode includes a conductive body and a plurality of conductive structures that respectively extend continuously from the conductive body, along sidewalls of the pillar structures, to a lower surface of the active layer.Type: ApplicationFiled: May 27, 2020Publication date: December 2, 2021Inventors: Yao-Chung Chang, Chun Lin Tsai, Ru-Yi Su, Wei Wang, Wei-Chen Yang
-
Patent number: 11073746Abstract: An image-capturing assembly includes a circuit board, an optical filter, an image-capturing element between the circuit board and the optical filter, and a holder. The holder includes a fixing portion. The image-capturing element is on the circuit board and electrically connected to the circuit board. The holder is on an external side of the image-capturing element. The fixing portion has an upper surface and a lower surface opposite to each other, and the lower surface is fixed on the circuit board. The optical filter is fixed on the upper surface of the fixing portion.Type: GrantFiled: October 31, 2019Date of Patent: July 27, 2021Assignee: GUANGZHOU LUXVISIONS INNOVATION TECHNOLOGY LIMITEDInventors: Kuo-Hao Peng, Shang-Chieh Chien, Yao-Chung Chang
-
Publication number: 20210226047Abstract: A semiconductor structure includes: a channel layer; an active layer over the channel layer, wherein the active layer is configured to form a two-dimensional electron gas (2DEG) to be formed in the channel layer along an interface between the channel layer and the active layer; a gate electrode over a top surface of the active layer; and a source/drain electrode over the top surface of the active layer; wherein the active layer includes a first layer and a second layer sequentially disposed therein from the top surface to a bottom surface of the active layer, and the first layer possesses a higher aluminum (Al) atom concentration compared to the second layer. An HEMT structure and an associated method are also disclosed.Type: ApplicationFiled: March 19, 2021Publication date: July 22, 2021Inventors: YAO-CHUNG CHANG, PO-CHIH CHEN, JIUN-LEI JERRY YU, CHUN LIN TSAI
-
Patent number: 10964804Abstract: A semiconductor structure includes: a channel layer; an active layer over the channel layer, wherein the active layer is configured to form a two-dimensional electron gas (2DEG) to be formed in the channel layer along an interface between the channel layer and the active layer; a gate electrode over a top surface of the active layer; and a source/drain electrode over the top surface of the active layer; wherein the active layer includes a first layer and a second layer sequentially disposed therein from the top surface to a bottom surface of the active layer, and the first layer possesses a higher aluminum (Al) atom concentration compared to the second layer. An HEMT structure and an associated method are also disclosed.Type: GrantFiled: April 22, 2019Date of Patent: March 30, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yao-Chung Chang, Po-Chih Chen, Jiun-Lei Jerry Yu, Chun Lin Tsai
-
Patent number: 10937900Abstract: The present disclosure provides a semiconductor structure, including a substrate, a first III-V layer over the substrate, having a first band gap, and a second III-V layer over the first III-V layer, having a second band gap. The second III-V layer includes a first surface in contact with the first III-V layer and a second surface opposite to the first surface. The second band gap at the second surface is greater than the second band gap at the first surface. The present disclosure also provides a manufacturing method of the aforesaid semiconductor structure.Type: GrantFiled: April 22, 2016Date of Patent: March 2, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Po-Chun Liu, Chi-Ming Chen, Yao-Chung Chang, Jiun-Lei Jerry Yu, Chen-Hao Chiang, Chung-Yi Yu