Patents by Inventor Yasushi Akasaka
Yasushi Akasaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230268183Abstract: A method of manufacturing an electrode of a semiconductor device includes: preparing a semiconductor substrate including an impurity-doped region; forming a first metal layer on the impurity-doped region; forming a second metal layer on the first metal layer; and heating the semiconductor substrate including the first metal layer and the second metal layer, wherein the impurity-doped region contains silicon, wherein the first metal layer contains tantalum, wherein the second metal layer contains titanium, and wherein, by the heating, a first silicide layer containing titanium, tantalum, and silicon is formed on the impurity-doped region, and a second silicide layer containing titanium and silicon is formed on the first silicide layer.Type: ApplicationFiled: August 2, 2021Publication date: August 24, 2023Inventor: Yasushi AKASAKA
-
Publication number: 20160181109Abstract: A semiconductor device manufacturing method includes forming a dielectric film on a semiconductor substrate; forming a resist pattern on the dielectric film; irradiating an ionized gas cluster to a region of the dielectric film where the resist pattern is not formed; and removing a part of the region of the dielectric film in a thickness direction thereof where the ionized gas cluster is irradiated by a wet etching. The dielectric film serves as a gate insulating film, and two regions having different thicknesses of the dielectric film are formed.Type: ApplicationFiled: February 26, 2016Publication date: June 23, 2016Inventors: Yasushi Akasaka, Koji Akiyama, Hirokazu Higashijima
-
Publication number: 20160040287Abstract: A tungsten film forming method includes forming a tungsten film on a surface of a substrate to be processed by sequentially supplying a WCl6 gas as a tungsten source gas, a reducing gas composed of a reducible gas including hydrogen and a purge gas into a chamber which accommodates the substrate and which remains in a depressurized atmosphere. A Cl2 gas is simultaneously supplied when supplying the WCl6 gas.Type: ApplicationFiled: August 6, 2015Publication date: February 11, 2016Inventors: Yasushi AKASAKA, Takanobu HOTTA, Yasushi AIBA
-
Publication number: 20140242789Abstract: A semiconductor device manufacturing method includes forming a dielectric film on a semiconductor substrate; performing a heat treatment on the dielectric film; forming an electrode on a first region of the dielectric film; irradiating an ionized gas cluster to a second region of the dielectric film where the electrode is not formed; and removing the second region of the dielectric film where the ionized gas cluster is irradiated by a wet etching after the irradiating of the ionized gas cluster.Type: ApplicationFiled: April 3, 2014Publication date: August 28, 2014Applicant: Tokyo Electron LimitedInventors: Yasushi Akasaka, Koji Akiyama, Hirokazu Higashijima
-
Patent number: 8741786Abstract: A disclosed fabrication method of a semiconductor device includes steps of depositing a dielectric film on a semiconductor substrate; thermally treating the dielectric film; and irradiating an ionized gas cluster onto the thermally treated dielectric film.Type: GrantFiled: May 17, 2012Date of Patent: June 3, 2014Assignee: Tokyo Electron LimitedInventors: Koji Akiyama, Hirokazu Higashijima, Yoshitsugu Tanaka, Yasushi Akasaka, Koji Yamashita
-
Publication number: 20120309207Abstract: A disclosed fabrication method of a semiconductor device includes steps of depositing a dielectric film on a semiconductor substrate; thermally treating the dielectric film; and irradiating an ionized gas cluster onto the thermally treated dielectric film.Type: ApplicationFiled: May 17, 2012Publication date: December 6, 2012Applicant: Tokyo Electron LimitedInventors: Koji AKIYAMA, Hirokazu Higashijima, Yoshitsugu Tanaka, Yasushi Akasaka, Koji Yamashita
-
Patent number: 7994562Abstract: The memory apparatus includes a memory device including a gate insulating layer formed on a silicon substrate by sequentially stacking a tunnel oxide layer, a charge trap layer, and a block oxide layer in this order, on the silicon substrate. In addition, a gate electrode is formed on the gate insulating layer. The block oxide layer is formed by stacking a first block oxide layer and a second block oxide layer, wherein the first block oxide layer is adjacent to the charge trap layer and the second block oxide layer is adjacent to the gate electrode. The second block oxide layer is formed of a dielectric material having higher permittivity than that of the first block oxide layer and having higher electron affinity than that of the first block oxide layer.Type: GrantFiled: July 16, 2009Date of Patent: August 9, 2011Assignee: Tokyo Electron LimitedInventors: Hajime Nakabayashi, Yasushi Akasaka, Tetsuya Shibata
-
Patent number: 7892914Abstract: In a method for manufacturing a semiconductor device, an insulating film is formed on an entire surface of a substrate having a device isolation region and a first and a second conductive region. Then, a semiconductor device structure having a gate electrode forming region is formed on each of the conductive regions, the insulating film being disposed between the gate electrode forming region and each of the conductive regions. A gate electrode groove is formed in the gate electrode forming region of the semiconductor device structure, the insulating film being removed in the gate electrode groove. Thereafter, a gate insulating film and a film of metal gate electrode material are deposited on a bottom surface and a side surface of the gate electrode groove and an alloy is formed by alloying the film of metal gate electrode material deposited in a gate electrode groove of the first conductive region.Type: GrantFiled: February 9, 2007Date of Patent: February 22, 2011Assignee: Tokyo Electron LimitedInventors: Genji Nakamura, Yasushi Akasaka
-
Publication number: 20110039389Abstract: Provided is a manufacturing method of a semiconductor device, the manufacturing method including forming a first thin film on a substrate; forming a second thin film, which is different from the first thin film, on the first thin film; forming a sacrificial film, which is a film different from the second thin film, on the second thin film; forming a sacrificial film pattern by processing the sacrificial film into a pattern having desired intervals through etching; coating a silicon oxide film on the sacrificial film pattern by intermittently supplying a silicon-containing precursor and an oxygen-containing gas onto the substrate; forming sidewall spacers on the sidewalls of the sacrificial film by etching the silicon oxide film; removing the sacrificial film; and processing the first film and the second film by using the sidewall spacers as a mask.Type: ApplicationFiled: August 6, 2010Publication date: February 17, 2011Applicant: TOKYO ELECTRON LIMITEDInventors: Koji YAMASHITA, Yasushi AKASAKA
-
Patent number: 7772076Abstract: A method of manufacturing a semiconductor device includes forming a dummy gate wiring layer having a side surface and an upper surface on a first area of one major surface of a substrate, the major surface of the substrate including the first area and a second area, thereafter, forming a semiconductor film on the second area of the major surface of the substrate by using epitaxial growth, the semiconductor film having a thickness smaller than a thickness of the dummy gate wiring layer, and forming, on the semiconductor film, a gate sidewall which is made of an insulator and covers the side surface of the dummy gate wiring layer.Type: GrantFiled: March 9, 2007Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Yagishita, Kouji Matsuo, Yasushi Akasaka, Kyoichi Suguro, Yoshitaka Tsunashima
-
Patent number: 7772671Abstract: A semiconductor device including a semiconductor substrate having on its surface a recess and at least one projection formed in the recess. The projection has a channel region and an element isolating insulating film is formed in the recess. A MIS type semiconductor element is formed on the semiconductor substrate and includes a gate electrode formed on the channel region of the projection via a gate insulating film. Source and drain regions are formed to pinch the channel region of the projection therebetween. A channel region of the MIS type semiconductor element is formed to reach the at least one projection located adjacent to the MIS type semiconductor element in its channel width direction via the recess. A top surface of the at least one projection is located higher than the top surface of the element isolating insulating film by 20 nm or more.Type: GrantFiled: February 8, 2008Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Kyoichi Suguro, Kiyotaka Miyano, Ichiro Mizushima, Yoshitaka Tsunashima, Takayuki Hiraoka, Yasushi Akasaka, Tsunetoshi Arikado
-
Patent number: 7754622Abstract: Disclosed is a patterning method including: forming, on a thin film, a sacrificial film made of a material different from that of the thin film and made of SiBN; processing the sacrificial film into a pattern having a preset interval by using a photolithography technique; forming, on sidewalls of the processed sacrificial film, sidewall spacers made of a material different from those of the sacrificial film and the thin film; removing the processed sacrificial film; and processing the thin film by using the sidewall spacers as a mask.Type: GrantFiled: June 6, 2008Date of Patent: July 13, 2010Assignee: Tokyo Electron LimitedInventors: Pao-Hwa Chou, Kazuhide Hasebe, Shigeru Nakajima, Yasushi Akasaka, Mitsuaki Iwashita, Reiji Niino
-
Patent number: 7718497Abstract: A semiconductor device manufacturing method includes: forming a sidewall spacer on a sidewall surface of a gate electrode; forming a pair of second conductive type source and drain regions in an active region; covering top surfaces of a semiconductor layer, a device isolation region, the sidewall spacer and the gate electrode with a metal film; reducing resistance of the source and drain regions and the gate electrode partially by making the metal film react with the semiconductor layer and the gate electrode; and removing an unreacted portion of the metal film and the sidewall spacer simultaneously by using an etchant which readily etches the unreacted portion of the metal film and the sidewall spacer while hardly etching the device isolation region, resistance-reduced portions of the gate electrode and resistance-reduced portions of the source and drain regions.Type: GrantFiled: May 30, 2008Date of Patent: May 18, 2010Assignee: Tokyo Electron LimitedInventors: Yasushi Akasaka, Noriaki Fukiage, Yoshihiro Kato, Kazuhide Hasebe, Pao-Hwa Chou
-
Publication number: 20100112796Abstract: Disclosed is a patterning method including: forming, on a thin film, a sacrificial film made of a material different from that of the thin film and made of SiBN; processing the sacrificial film into a pattern having a preset interval by using a photolithography technique; forming, on sidewalls of the processed sacrificial film, sidewall spacers made of a material different from those of the sacrificial film and the thin film; removing the processed sacrificial film; and processing the thin film by using the sidewall spacers as a mask.Type: ApplicationFiled: June 6, 2008Publication date: May 6, 2010Applicant: TOKYO ELECTRON LIMITEDInventors: Pao-Hwa Chou, Kazuhide Hasebe, Shigeru Nakajima, Yasushi Akasaka, Mitsuaki Iwashita, Reiji Niino
-
Publication number: 20100013000Abstract: The memory apparatus includes a memory device including a gate insulating layer formed on a silicon substrate by sequentially stacking a tunnel oxide layer, a charge trap layer, and a block oxide layer in this order, on the silicon substrate. In addition, a gate electrode is formed on the gate insulating layer. The block oxide layer is formed by stacking a first block oxide layer and a second block oxide layer, wherein the first block oxide layer is adjacent to the charge trap layer and the second block oxide layer is adjacent to the gate electrode. The second block oxide layer is formed of a dielectric material having higher permittivity than that of the first block oxide layer and having higher electron affinity than that of the first block oxide layer.Type: ApplicationFiled: July 16, 2009Publication date: January 21, 2010Applicant: TOKYO ELECTRON LIMITEDInventors: Hajime NAKABAYASHI, Yasushi AKASAKA, Tetsuya SHIBATA
-
Patent number: 7622340Abstract: A method for manufacturing a semiconductor device includes doping a surface of a silicon-containing dielectric film with nitrogen to change an etching rate of the silicon-containing dielectric film relative to a predetermined solution such that the etching rate is lower at a surface portion doped with nitrogen than at a portion therebelow. The method subsequently includes patterning the silicon-containing dielectric film by a first etching process to form an etching mask, subsequently to the first etching process, removing etching residues of the silicon-containing dielectric film by a second etching process including wet etching using the predetermined solution, and subsequently to the second etching process, patterning an etching target film by a third etching process using the etching mask.Type: GrantFiled: September 20, 2006Date of Patent: November 24, 2009Assignee: Tokyo Electron LimitedInventors: Yasushi Akasaka, Genji Nakamura
-
Publication number: 20080299728Abstract: A semiconductor device manufacturing method includes: forming a sidewall spacer on a sidewall surface of a gate electrode; forming a pair of second conductive type source and drain regions in an active region; covering top surfaces of a semiconductor layer, a device isolation region, the sidewall spacer and the gate electrode with a metal film; reducing resistance of the source and drain regions and the gate electrode partially by making the metal film react with the semiconductor layer and the gate electrode; and removing an unreacted portion of the metal film and the sidewall spacer simultaneously by using an etchant which readily etches the unreacted portion of the metal film and the sidewall spacer while hardly etching the device isolation region, resistance-reduced portions of the gate electrode and resistance-reduced portions of the source and drain regions.Type: ApplicationFiled: May 30, 2008Publication date: December 4, 2008Applicant: TOKYO ELECTRON LIMITEDInventors: Yasushi Akasaka, Noriaki Fukiage, Yoshihiro Kato, Kazuhide Hasebe, Pao-Hwa Chou
-
Patent number: 7432147Abstract: A method of manufacturing a semiconductor device comprises: forming a device isolation, a first conductivity type region, and a second conductivity type region on a semiconductor substrate; depositing a gate insulating film on an entire surface of the semiconductor substrate; forming a first metal film on the gate insulating film; forming a region of a second metal film so as to cover a region that forms a gate electrode of the first conductivity type region; removing the first metal film exposed outside the region of the second metal film by wet etching to expose the gate insulating film; forming a third metal film on the entire surface of the semiconductor substrate; depositing a protecting film on the third metal film; and patterning the first metal film, the second metal film, the third metal film, and the protecting film to form the gate electrode.Type: GrantFiled: December 28, 2005Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Yasushi Akasaka
-
Publication number: 20080224252Abstract: In using an epitaxial growth method to selectively grow on a silicon substrate an epitaxial layer on which an element is to be formed, the epitaxial layer is formed so as to extend upward above a thermal oxide film that is an element isolating insulating film, in order to prevent formation of facets. Subsequently, unwanted portions of the epitaxial layer are removed by means of CMP to complete an STI element isolating structure.Type: ApplicationFiled: February 8, 2008Publication date: September 18, 2008Inventors: Kyoichi Suguro, Kiyotaka Miyano, Ichiro Mizushima, Yoshitaka Tsunashima, Takayuki Hiraoka, Yasushi Akasaka, Tsunetoshi Arikado
-
Patent number: 7285461Abstract: Disclosed is a semiconductor device comprises a semiconductor substrate having on its surface a trench, a polycrystalline semiconductor film formed inside the trench, a diffusion layer deposited on a surface region of the semiconductor substrate, and a metal semi-conductor nitride layer interposed between the diffusion layer and the polycrystalline semiconductor film, the metal semiconductor nitride layer including a metal, nitrogen and a semiconductor constituting the semiconductor substrate, and electrically connecting the polycrystalline semiconductor film with the diffusion layer.Type: GrantFiled: August 30, 2005Date of Patent: October 23, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Yasushi Akasaka