Patents by Inventor Yong Mo
Yong Mo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120003768Abstract: A thin film transistor (TFT) substrate is provided in which a sufficiently large contact area between conductive materials is provided in a contact portion and a method of fabricating the TFT substrate. The TFT substrate includes a gate interconnection line formed on an insulating substrate, a gate insulating layer covering the gate interconnection line, a semiconductor layer arranged on the gate insulating layer, a data interconnection line including a data line, a source electrode and a drain electrode formed on the semiconductor layer, a first passivation layer formed on the data interconnection line and exposing the drain electrode, a second passivation layer formed on the first passivation film and a pixel electrode electrically connected to the drain electrode. An outer sidewall of the second passivation layer is positioned inside an outer sidewall of the first passivation layer.Type: ApplicationFiled: September 13, 2011Publication date: January 5, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hong-Kee CHIN, Sang-Gab KIM, Woong-Kwon KIM, Yong-Mo CHOI, Seung-Ha CHOI, Shin-Il CHOI, Ho-Jun LEE, Jung-Suk BANG, Yu-Gwang JEONG
-
Publication number: 20120003769Abstract: A thin film transistor substrate includes an insulating plate; a gate electrode disposed on the insulating plate; a semiconductor layer comprising a metal oxide, wherein the metal oxide has oxygen defects of less than or equal to 3%, and wherein the metal oxide comprises about 0.01 mole/cm3 to about 0.3 mole/cm3 of a 3d transition metal; a gate insulating layer disposed between the gate electrode and the semiconductor layer; and a source electrode and a drain electrode disposed on the semiconductor layer. Also described is a display substrate. The metal oxide has oxygen defects of less than or equal to 3%, and is doped with about 0.01 mole/cm3 to about 0.3 mole/cm3 of 3d transition metal. The metal oxide comprises indium oxide or titanium oxide. The 3d transition metal includes at least one 3d transition metal selected from the group consisting of chromium, cobalt, nickel, iron, manganese, and mixtures thereof.Type: ApplicationFiled: September 15, 2011Publication date: January 5, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kap-Soo YOON, Sung-Hoon YANG, Byoung-June KIM, Czang-Ho LEE, Sung-Ryul KIM, Hwa-Yeul OH, Jae-Ho CHOI, Yong-Mo CHOI
-
Patent number: 8088653Abstract: A TFT includes a gate electrode, an active layer, a source electrode, a drain electrode, and a buffer layer. The gate electrode is formed on the substrate; the active layer is formed on the gate electrode. The source and drain electrodes, formed on the active layer, are separated by a predetermined distance. The buffer layer is formed between the active layer and the source and drain electrodes. The buffer layer has a substantially continuously varying content ratio corresponding to a buffer layer thickness. The buffer layer is formed to suppress oxidation of the active layer, and reduce contact resistance.Type: GrantFiled: October 22, 2009Date of Patent: January 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Byoung-June Kim, Sung-Hoon Yang, Min-Seok Oh, Jae-Ho Choi, Yong-Mo Choi
-
Patent number: 8044405Abstract: A thin film transistor (TFT) substrate is provided in which a sufficiently large contact area between conductive materials is provided in a contact portion and a method of fabricating the TFT substrate. The TFT substrate includes a gate interconnection line formed on an insulating substrate, a gate insulating layer covering the gate interconnection line, a semiconductor layer arranged on the gate insulating layer, a data interconnection line including a data line, a source electrode and a drain electrode formed on the semiconductor layer, a first passivation layer formed on the data interconnection line and exposing the drain electrode, a second passivation layer formed on the first passivation film and a pixel electrode electrically connected to the drain electrode. An outer sidewall of the second passivation layer is positioned inside an outer sidewall of the first passivation layer.Type: GrantFiled: April 24, 2009Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Kee Chin, Sang-Gab Kim, Woong-Kwon Kim, Yong-Mo Choi, Seung-Ha Choi, Shin-Il Choi, Ho-Jun Lee, Jung-Suk Bang, Yu-Gwang Jeong
-
Patent number: 8035100Abstract: A thin film transistor substrate includes an insulating plate; a gate electrode disposed on the insulating plate; a semiconductor layer comprising a metal oxide, wherein the metal oxide has oxygen defects of less than or equal to 3%, and wherein the metal oxide comprises about 0.01 mole/cm3 to about 0.3 mole/cm3 of a 3d transition metal; a gate insulating layer disposed between the gate electrode and the semiconductor layer; and a source electrode and a drain electrode disposed on the semiconductor layer. Also described is a display substrate. The metal oxide has oxygen defects of less than or equal to 3%, and is doped with about 0.01 mole/cm3 to about 0.3 mole/cm3 of 3d transition metal. The metal oxide comprises indium oxide or titanium oxide. The 3d transition metal includes at least one 3d transition metal selected from the group consisting of chromium, cobalt, nickel, iron, manganese, and mixtures thereof.Type: GrantFiled: August 25, 2008Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kap-Soo Yoon, Sung-Hoon Yang, Byoung-June Kim, Czang-Ho Lee, Sung-Ryul Kim, Hwa-Yeul Oh, Jae-Ho Choi, Yong-Mo Choi
-
Publication number: 20110181557Abstract: A display substrate includes a base substrate, a first insulating layer formed on a base substrate, a pixel including a pixel electrode having the first insulating layer, and a circuit including a circuit transistor disposed on a peripheral area to drive the pixel. The pixel includes a first channel formed on the base substrate having the first insulating layer formed thereon. The first channel includes a poly-silicon layer, a first source electrode and a first drain electrode formed on the first channel that are spaced apart from each other, and a first gate electrode formed on the first source electrode and the first drain electrode corresponding to the first channel which is formed of the transparent conductive material. The poly-silicon layer is formed at a front channel portion of the first channel proximal to the first gate electrode through the first gate electrode.Type: ApplicationFiled: October 8, 2010Publication date: July 28, 2011Inventors: HYUNG-JUN KIM, Sung-Haeng Cho, Yong-Mo Choi
-
Publication number: 20110183463Abstract: A method of manufacturing a thin film transistor (“TFT”) substrate includes forming a first conductive pattern group including a gate electrode on a substrate, forming a gate insulating layer on the first conductive pattern group, forming a semiconductor layer and an ohmic contact layer on the gate insulating layer by patterning an amorphous silicon layer and an oxide semiconductor layer, forming a second conductive pattern group including a source electrode and a drain electrode on the ohmic contact layer by patterning a data metal layer, forming a protection layer including a contact hole on the second conductive pattern group, and forming a pixel electrode on the contact hole of the protection layer. The TFT substrate including the ohmic contact layer formed of an oxide semiconductor is further provided.Type: ApplicationFiled: December 6, 2010Publication date: July 28, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Ryul KIM, Sung-Hoon YANG, Byoung-June KIM, Czang-Ho LEE, Jae-Ho CHOI, Hwa-Yeul OH, Yong-Mo CHOI
-
Publication number: 20110124163Abstract: A manufacturing method of a thin film transistor (TFT) includes forming a gate electrode including a metal that can be combined with silicon to form silicide on a substrate and forming a gate insulation layer by supplying a gas which includes silicon to the gate electrode at a temperature below about 280° C. The method further includes forming a semiconductor on the gate insulation layer, forming a data line and a drain electrode on the semiconductor and forming a pixel electrode connected to the drain electrode.Type: ApplicationFiled: February 3, 2011Publication date: May 26, 2011Inventors: Byoung-June KIM, Jae-Ho Choi, Chang-Oh Jeong, Sung-Hoon Yang, Je-Hun Lee, Do-Hyun Kim, Hwa-Yeul Oh, Yong-Mo Choi
-
Publication number: 20110057194Abstract: A thin film transistor array panel, in which a middle storage electrode and a storage electrode overlapping a drain electrode of a thin film transistor thereby forming a storage capacitance are formed. Accordingly, sufficient storage capacitance may be formed without a decrease of the aperture ratio and light transmittance of a liquid crystal display. Also, the capacitance may be sufficiently formed through the connecting member connected to a gate metal layer.Type: ApplicationFiled: November 16, 2010Publication date: March 10, 2011Inventors: DONG-GYU KIM, Sung-Haeng Cho, Hyung-Jun Kim, Sung-Ryul Kim, Yong-Mo Choi
-
Patent number: 7902553Abstract: A manufacturing method of a thin film transistor (TFT) includes forming a gate electrode including a metal that can be combined with silicon to form silicide on a substrate and forming a gate insulation layer by supplying a gas which includes silicon to the gate electrode at a temperature below about 280° C. The method further includes forming a semiconductor on the gate insulation layer, forming a data line and a drain electrode on the semiconductor and forming a pixel electrode connected to the drain electrode.Type: GrantFiled: October 31, 2007Date of Patent: March 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Byoung-June Kim, Jae-Ho Choi, Chang-Oh Jeong, Sung-Hoon Yang, Je-Hun Lee, Do-Hyun Kim, Hwa-Yeul Oh, Yong-Mo Choi
-
Publication number: 20110017588Abstract: A method for forming a thick film by magnetron sputtering is provided. The method includes forming a first thin film having residual compressive stress on a board by magnetron sputtering, forming a second thin film having tensile residual stress on the first thin film by magnetron sputtering, and depositing the thick film by repeating the forming of the first and second thin films for more than one time, so that the overall residual stress is controlled within a predetermined range. According to the method, a thick film of same or different materials can be formed, while the overall stress of the thick film is controlled within an acceptable range.Type: ApplicationFiled: April 3, 2009Publication date: January 27, 2011Inventors: Kab-Seog Kim, Yong-Mo Kim
-
Patent number: 7847291Abstract: A display substrate includes; a substrate, a gate electrode arranged on the substrate, a semiconductor pattern arranged on the gate electrode, a source electrode arranged on the semiconductor pattern, a drain electrode arranged on the semiconductor pattern and spaced apart from the source electrode, an insulating layer arranged on, and substantially covering, the source electrode and the drain electrode to cover the source electrode and the drain electrode, a conductive layer pattern arranged on the insulating layer and overlapped aligned with the semiconductor pattern, a pixel electrode electrically connected to the drain electrode, and a storage electrode arranged on the substrate and overlapped overlapping with the pixel electrode, the storage electrode being electrically connected to the conductive layer pattern.Type: GrantFiled: June 17, 2009Date of Patent: December 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kap-Soo Yoon, Sung-Hoon Yang, Sung-Ryul Kim, O-Sung Seo, Hwa-Yeul Oh, Jae-Ho Choi, Seong-Hun Kim, Yong-Mo Choi
-
Patent number: 7838886Abstract: A thin film transistor array panel, in which a middle storage electrode and a storage electrode overlapping a drain electrode of a thin film transistor thereby forming a storage capacitance are formed. Accordingly, sufficient storage capacitance may be formed without a decrease of the aperture ratio and fight transmittance of a liquid crystal display. Also, the capacitance may be sufficiently formed through the connecting member connected to a gate metal layer.Type: GrantFiled: March 11, 2009Date of Patent: November 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Gyu Kim, Sung-Haeng Cho, Hyung-Jun Kim, Sung-Ryul Kim, Yong-Mo Choi
-
Publication number: 20100270552Abstract: A protrusion of dry-etched pattern of a thin film transistor substrate generated due to a difference between isotropy of wet etching and anisotropy of dry etching is removed by forming a plating part on a surface of the wet etched pattern through an electroless plating method. If the plating part is formed on a data pattern layer of the substrate, the width or the thickness of the data pattern layer may be increased without loss of aperture ratio, the channel length of the semiconductor layer may be reduced under the limit according to the stepper resolution and the protrusion part of the semiconductor layer may be removed. As a result, the aperture ratio may be increased, the resistance may be reduced, and the driving margin may be increased due to rising of the ion current. Furthermore, the so-called water-fall noise phenomenon may be eliminated.Type: ApplicationFiled: September 30, 2009Publication date: October 28, 2010Inventors: Ki-Yong Song, Sung-Haeng Cho, Jae-Hong Kim, Sung-Hen Cho, Yong-Mo Choi, Hyung-Jun Kim, Sung-Ryul Kim, Byeong-Hoon Cho, O-Sung Seo, Seong-Hun Kim
-
Publication number: 20100148182Abstract: A thin film transistor (TFT) substrate is provided in which a sufficiently large contact area between conductive materials is provided in a contact portion and a method of fabricating the TFT substrate. The TFT substrate includes a gate interconnection line formed on an insulating substrate, a gate insulating layer covering the gate interconnection line, a semiconductor layer arranged on the gate insulating layer, a data interconnection line including a data line, a source electrode and a drain electrode formed on the semiconductor layer, a first passivation layer formed on the data interconnection line and exposing the drain electrode, a second passivation layer formed on the first passivation film and a pixel electrode electrically connected to the drain electrode. An outer sidewall of the second passivation layer is positioned inside an outer sidewall of the first passivation layer.Type: ApplicationFiled: April 24, 2009Publication date: June 17, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hong-Kee CHIN, Sang-Gab KIM, Woong-Kwon KIM, Yong-Mo CHOI, Seung-Ha CHOI, Shin-Il CHOI, Ho-Jun LEE, Jung-Suk BANG, Yu-Gwang JEONG
-
Publication number: 20100089090Abstract: A centrifugal fan, which equally maintains air-blowing capacities of both inlets regardless of different suction resistances of both inlets due to a driving device, and an air conditioner having the centrifugal fan. The centrifugal fan includes a rotary plate; first blades disposed at the edge of one surface of the rotary plate; and second blades disposed at the edge of the other surface of the rotary plate, and having a larger outer diameter than the outer diameter of the first blades. Thus, although a large flow resistance is generated at one inlet of the centrifugal fan due to the driving device, air-blowing capacities of both inlets are maintained equally.Type: ApplicationFiled: September 10, 2009Publication date: April 15, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young Jae Kim, Jin Yong Mo, Jin Baek Kim
-
Patent number: 7677865Abstract: An air purifier includes a bell-mouth having an enhanced structure to prevent an increase of noise at a particular frequency when air flows into the blowing fan through the bell-mouth. The air purifier includes a housing, a filter unit and a blowing fan placed inside the housing, and a bell-mouth placed toward an intake side of the blowing fan. The bell-mouth includes an inlet port formed at a center of the bell-mouth, a flow guide extending from a periphery of the inlet port toward the blowing fan, and a flat section positioned to discontinue the flow guide to increase a distance between the blowing fan and the bell-mouth. The flat section is formed at the section in the range of about 240°˜330° with respect to a starting point of a scroll inside the bell-mouth. The flat section may have a saw-tooth shape to effectively distribute air passing therethrough.Type: GrantFiled: November 10, 2005Date of Patent: March 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae Oh Han, Jai Kwon Lee, Jin Yong Mo
-
Publication number: 20100062574Abstract: A TFT includes a gate electrode, an active layer, a source electrode, a drain electrode, and a buffer layer. The gate electrode is formed on the substrate; the active layer is formed on the gate electrode. The source and drain electrodes, formed on the active layer, are separated by a predetermined distance. The buffer layer is formed between the active layer and the source and drain electrodes. The buffer layer has a substantially continuously varying content ratio corresponding to a buffer layer thickness. The buffer layer is formed to suppress oxidation of the active layer, and reduce contact resistance.Type: ApplicationFiled: October 22, 2009Publication date: March 11, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byoung-June KIM, Sung-Hoon Yang, Min-Seok Oh, Jae-Ho Choi, Yong-Mo Choi
-
Publication number: 20100051957Abstract: A thin film transistor array panel, in which a middle storage electrode and a storage electrode overlapping a drain electrode of a thin film transistor thereby forming a storage capacitance are formed. Accordingly, sufficient storage capacitance may be formed without a decrease of the aperture ratio and fight transmittance of a liquid crystal display. Also, the capacitance may be sufficiently formed through the connecting member connected to a gate metal layer.Type: ApplicationFiled: March 11, 2009Publication date: March 4, 2010Inventors: Dong-Gyu KIM, Sung-Haeng CHO, Hyung-Jun KIM, Sung-Ryul KIM, Yong-Mo CHOI
-
Publication number: 20100028154Abstract: Disclosed is an axial flow fan capable of preventing cracks from generating at parts where stress is concentrated, by improving the structure. For this, the axial flow fan includes a hub, a plurality of wings extended from an outer surface of the hub, and a reinforcing member filling a space formed between the outer surface of the hub and a front edge part of each wing.Type: ApplicationFiled: July 8, 2009Publication date: February 4, 2010Applicant: SAMSUNG ELECTRONICS CO., LTDInventors: Jin Baek Kim, Yi Seok Jeong, Min Gi Cho, Jin Yong Mo