Patents by Inventor Yoshinao Miura
Yoshinao Miura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080076223Abstract: A semiconductor device 100 includes an element-forming region having gate electrode 108 formed therein, and a circumferential region formed in the outer circumference of the element-forming region and having an element-isolating region 118 formed therein. On the main surface of the semiconductor substrate 101, there is formed a parallel pn layer having an N-type drift region 104 and P-type column regions 106 alternately arranged therein. In the circumferential region, there is formed a field electrode 120, but the field electrode 120 is not formed on the P-type column regions 106. The P-type column regions 106 in the circumferential region are formed with a depth larger than or equal to that of the P-type column regions 106 in the element-forming region.Type: ApplicationFiled: November 21, 2007Publication date: March 27, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Patent number: 7345337Abstract: A semiconductor apparatus comprises a gate electrode, a gate insulating layer, a drift region of a first conductivity type formed over a semiconductor substrate of the first conductivity type, a base region of a second conductivity type formed over the drift region, a source region of the first conductivity type formed on the base region and a column region formed in the drift region under the base region, the column region being divided into a plurality of divided portions in depth direction.Type: GrantFiled: December 22, 2004Date of Patent: March 18, 2008Assignee: NEC Electronics CorporationInventor: Yoshinao Miura
-
Patent number: 7335949Abstract: A semiconductor device 100 includes an element-forming region having gate electrode 108 formed therein, and a circumferential region formed in the outer circumference of the element-forming region and having an element-isolating region 118 formed therein. On the main surface of the semiconductor substrate 101, there is formed a parallel pn layer having an N-type drift region 104 and P-type column regions 106 alternately arranged therein. In the circumferential region, there is formed a field electrode 120, but the field electrode 120 is not formed on the P-type column regions 106. The P-type column regions 106 in the circumferential region are formed with a depth larger than or equal to that of the P-type column regions 106 in the element-forming region.Type: GrantFiled: December 30, 2005Date of Patent: February 26, 2008Assignee: NEC Electronics CorporationInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Publication number: 20070138550Abstract: Semiconductor device exhibiting higher breakdown voltage and method for manufacturing the same. A power MOSFET includes: a p-type first base region; a p-type second base region, formed in the first base region and containing a higher impurity concentration than the first base region; and an n-type source region, formed in first base region and joined to the first base region and the second base region, and placed in a position that is shallower than the second base region, a portion of the source region being provided on the second base region. The source region includes first source region that joins the first base region and a second source region that is continually provided in first source region and formed on the second base region. A joined surface of the second source region with the second base region is expanded to a side of the second source region.Type: ApplicationFiled: December 13, 2006Publication date: June 21, 2007Applicant: NEC ELECTRONICS CORPORATIONInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Publication number: 20070052015Abstract: Aiming at realizing high breakdown voltage and low ON resistance of a semiconductor device having the super-junction structure, the semiconductor device of the present invention has a semiconductor substrate having an element forming region having a gate electrode formed therein, and a periphery region formed around the element forming region, and having an field oxide film formed therein; and a parallel p-n layer having n-type drift regions and p-type column regions alternately arranged therein, formed along the main surface of the semiconductor substrate, as being distributed over the element forming region and a part of the periphery region, wherein the periphery region has no column region formed beneath the end portion on the element forming region side of the field oxide film and has p-type column regions as at least one column region formed under the field oxide film.Type: ApplicationFiled: September 6, 2006Publication date: March 8, 2007Applicant: NEC ELECTRONICS CORPORATIONInventors: Yoshinao Miura, Hitoshi Ninomiya
-
Publication number: 20070029543Abstract: To enhance the super-junction effect of a semiconductor device having the super-junction structure and prevent lowering in the breakdown voltage, a semiconductor device described herein has a first-conductivity-type substrate having an element forming region having a gate electrode and a source electrode formed therein, and a periphery region formed around the element forming region and having an element isolating region formed therein; and a parallel p-n layer having n-type drift regions and p-type column regions alternately arranged therein, formed along the main surface of the substrate, as extending from the element forming region to the periphery region, wherein, in the periphery region, a plurality of p-type column regions are provided outwardly from the element-forming region; and the gate electrode is a trench gate buried in the substrate, being formed so as to surround the p-type column regions also in the periphery region similarly to as in the element forming region.Type: ApplicationFiled: August 2, 2006Publication date: February 8, 2007Applicant: NEC ELECTRONICS CORPORATIONInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Publication number: 20070012998Abstract: A semiconductor device has a semiconductor substrate, and a parallel p-n layer provided between the main surface and the back surface of the semiconductor substrate, and first-conductivity-type drift region and second-conductivity-type partition regions alternately arranged therein, wherein in the parallel p-n layer, the second-conductivity-type partition regions are periodically formed conforming to a basic periodicity specified by a predetermined distance, and SA/S (where, SA is a sectional area per a single second-conductivity-type partition region as viewed in a plane parallel with the main surface, and S is a sectional area of a unit structural region, periodically formed as containing one of the second-conductivity-type partition regions, as viewed in a plane parallel with the main surface) in an element-forming region allowing current to flow therethrough is smaller than SA/S in at least a portion of a periphery region surrounding the element-forming region.Type: ApplicationFiled: July 11, 2006Publication date: January 18, 2007Applicant: NEC ELECTRONICS CORPORATIONInventors: Yoshinao Miura, Hitoshi Ninomiya
-
Publication number: 20060244056Abstract: A semiconductor device having a vertical MOSFET structure well balanced between high withstand voltage and low ON resistance is provided as having an n+-type semiconductor substrate 101 as a first-conductivity-type semiconductor substrate, an n-type drift region 102 as a first-conductivity-type drift region formed on the surface of an n+-type semiconductor substrate 101, a p-type base region 108 as a second-conductivity-type base region formed in the surficial portion of the n-type drift region 102, a p-type buried region 4 as a second-conductivity-type buried region provided in the n-type drift region 102, as being spaced from the p-type base region 108 towards the n+-type semiconductor substrate 101, and a gate electrode 107A provided so as to penetrate the p-type base region 108 and further to reach a predetermined depth in the n-type drift region 102.Type: ApplicationFiled: April 27, 2006Publication date: November 2, 2006Applicant: NEC ELECTRONICS CORPORATIONInventor: Yoshinao Miura
-
Publication number: 20060151831Abstract: A semiconductor device 100 includes an element-forming region having gate electrode 108 formed therein, and a circumferential region formed in the outer circumference of the element-forming region and having an element-isolating region 118 formed therein. On the main surface of the semiconductor substrate 101, there is formed a parallel pn layer having an N-type drift region 104 and P-type column regions 106 alternately arranged therein. In the circumferential region, there is formed a field electrode 120, but the field electrode 120 is not formed on the P-type column regions 106. The P-type column regions 106 in the circumferential region are formed with a depth larger than or equal to that of the P-type column regions 106 in the element-forming region.Type: ApplicationFiled: December 30, 2005Publication date: July 13, 2006Applicant: NEC ELECTRONICS CORPORATIONInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Publication number: 20060130746Abstract: A method for manufacturing a semiconductor device, which comprises a laminate film forming step of laminating one or more nickel layers and one or more silicon layers alternately on a substrate having, on its surface, a semiconductor region and an insulating film region at a first substrate temperature not causing a silicide forming reaction, a silicide reaction step of subjecting the laminate film to a heat treatment at a second substrate temperature suitable for forming nickel monosilicide, and a step of removing a film having been formed on the insulating film region by wet etching, wherein in the laminate film forming step, the ratio of the number of nickel atoms to that of silicon atoms in the whole laminate film is set to be 1 or more; a method for forming a nickel silicide film which is included in the above method for manufacturing a semiconductor device: and a method for etching a nickel silicide film.Type: ApplicationFiled: February 9, 2004Publication date: June 22, 2006Inventors: Koichi Terashima, Yoshinao Miura
-
Publication number: 20060124995Abstract: A conventional power MOSFET structure is difficult to improve a breakdown voltage of an element even using a super-junction structure. A power MOSFET according to an embodiment of the invention is a semiconductor device of a super-junction structure, including: a gate electrode filled in a trench formed on a semiconductor substrate; a gate wiring metal forming a surface layer; and a gate electrode plug connecting between the gate electrode and the gate wiring metal. Thus, a polysilicon layer necessary for the conventional typical power MOSFET is unnecessary. That is, column regions of an element active portion and an outer peripheral portion can be formed under the same conditions. As a result, it is possible to improve an element breakdown voltage as compared with the conventional one.Type: ApplicationFiled: December 7, 2005Publication date: June 15, 2006Applicant: NEC ELECTRONICS CORPORATIONInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Publication number: 20060108634Abstract: A semiconductor apparatus comprises a gate electrode, a gate insulating layer, a drift region of a first conductivity type formed over a semiconductor substrate of the first conductivity type, a base region of a second conductivity type formed over the drift region, a source region of the first conductivity type formed on the base region and a column region formed in the drift region under the base region, the column region being divided into a plurality of divided portions in depth direction.Type: ApplicationFiled: January 11, 2006Publication date: May 25, 2006Applicant: NEC ELECTRONICS CORPORATIONInventor: Yoshinao Miura
-
Publication number: 20060102953Abstract: A semiconductor apparatus includes a semiconductor substrate of a first conductivity type, a base region of a second conductivity type formed on a principal surface of the semiconductor substrate, a trench formed in a periphery of the base region, and an endless source region of the first conductivity type formed on a surface of the base region along the trench. In this semiconductor apparatus, the principal planes on side surfaces of the trench are composed of planes [100] and [110]. The interior angle of intersection of adjacent side surfaces of the trench is 135°. A minimum distance between the base region and the plane [110] facing each other through the source region is shorter than a minimum distance between the base region and the plane [100] facing each other through the source region.Type: ApplicationFiled: November 15, 2005Publication date: May 18, 2006Inventors: Yoshinao Miura, Kinya Ohtani
-
Publication number: 20050212053Abstract: The present invention provides a super-junction semiconductor element having a high voltage resistance and a low resistivity, while being successfully reduced in the size thereof, which comprises a semiconductor substrate 3; a pair of electrodes 1, 2 provided respectively on a top surface 12 and a back surface 13 of the semiconductor substrate 3; a parallel pn layer provided between the top surface 12 and the back surface 13 of said semiconductor substrate, having n-type semiconductor layers 4 allowing current flow under the ON state but being depleted under the OFF state, and p-type semiconductor layers 5 alternately arranged therein; and an insulating film 6 formed so as to surround the parallel pn layer; wherein the insulating film 6 is formed at a predetermined position.Type: ApplicationFiled: March 22, 2005Publication date: September 29, 2005Applicant: NEC Electronics CorporationInventors: Yoshinao Miura, Hitoshi Ninomiya
-
Publication number: 20050139909Abstract: A semiconductor apparatus comprises a gate electrode, a gate insulating layer, a drift region of a first conductivity type formed over a semiconductor substrate of the first conductivity type, a base region of a second conductivity type formed over the drift region, a source region of the first conductivity type formed on the base region and a column region formed in the drift region under the base region, the column region being divided into a plurality of divided portions in depth direction.Type: ApplicationFiled: December 22, 2004Publication date: June 30, 2005Applicant: NEC ELECTRONICS CORPORATIONInventor: Yoshinao Miura
-
Patent number: 6559041Abstract: In a semiconductor device that uses a low-resistance ohmic contact and which is suitable for high-speed operation, the ohmic contacts are formed by a single-crystal CoSi2 film that is formed on the (100) surface of a silicon substrate.Type: GrantFiled: March 4, 2002Date of Patent: May 6, 2003Assignee: NEC CorporationInventor: Yoshinao Miura
-
Publication number: 20020098692Abstract: In a semiconductor device that uses a low-resistance ohmic contact and which is suitable for high-speed operation, the ohmic contacts are formed by a single-crystal CoSi2 film that is formed on the (100) surface of a silicon substrate.Type: ApplicationFiled: March 4, 2002Publication date: July 25, 2002Inventor: Yoshinao Miura
-
Patent number: 6346465Abstract: A fabrication method of a semiconductor device that realizes a simplified contact formation process is provided. After a single-crystal silicon substrate having a main surface is provided, a dielectric film having a contact hole uncovering the main surface of the substrate is formed on the main surface of the substrate. Next, a silicon nitride film is formed on the main surface of the substrate in the contact hole of the dielectric film. Then, a metal film is formed on the dielectric film to be contacted with the silicon nitride film in the contact hole of the dielectric film. The metal film has a property that an atom of the metal film serves as diffusion species in a solid-phase silicidation reaction. The metal film, the silicon nitride film, the dielectric film, and the substrate are heat-treated to thereby form a metal silicide film due to a solid-phase silicidation reaction between the metal film and the substrate.Type: GrantFiled: June 22, 2000Date of Patent: February 12, 2002Assignee: NEC CorportionInventors: Yoshinao Miura, Koichi Ishida
-
Patent number: 6048795Abstract: A field effect transistor available for 1 giga-bit dynamic random access memory device has a two-layer gate structure consisting of a lower layer of nitrogen-containing silicon and an upper layer of refractory metal, and the nitrogen-containing silicon effectively prevents the gate oxide layer from alkaline metals diffused from the refractory metal.Type: GrantFiled: April 3, 1997Date of Patent: April 11, 2000Assignee: NEC CorporationInventors: Youichiro Numasawa, Shinji Fujieda, Yoshinao Miura