Patents by Inventor Yu-Po Wang
Yu-Po Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7423340Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: GrantFiled: April 21, 2005Date of Patent: September 9, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Publication number: 20080185725Abstract: A semiconductor substrate having a body and a plurality of finger pads formed thereon is disclosed. Each of the finger pads includes two expanding portions respectively and a connecting portion formed therebetween. The finger pads are alternately arranged on the body in a manner that one of the expanding portions of one of the finger pads is disposed in position corresponding to the connecting portion of an adjacent one of the finger pads, so as to reduce pitches between the finger pads horizontally and vertically, provide sufficient spaces for wire bonding, and prevent a wire bonder from mistakenly recognizing a lead trace coupled to the finger pad as another finger pad.Type: ApplicationFiled: January 30, 2008Publication date: August 7, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Wen Cheng Lee, Chien-Ping Huang, Yu-Po Wang, Wei-Chun Lin
-
Publication number: 20080185726Abstract: A semiconductor package substrate proposed by the invention includes a base body and a plurality of finger pads disposed on surface of the base body, wherein the finger pads are arranged in such a way that an angle is formed between connecting line of centers of two adjacent finger pads and the direction in which the finger pads are arranged. The finger pads are waterdrop shaped finger pads with arc ends and angle ends alternately disposed on surface of the substrate, alternately disposed waterdrop shaped finger pads and arc shaped finger pads, or alternately disposed arc shaped finger pads at a predetermined spacing. According to the present invention, distance between adjacent finger pads is reduced and problem of short circuit as a result of erroneous contact between bonding wire and adjacent finger pad is prevented.Type: ApplicationFiled: January 30, 2008Publication date: August 7, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Yu-Po Wang, Chien-Ping Huang, Wei-Chun Lin, Wen Cheng Lee
-
Publication number: 20080164604Abstract: A heat dissipating semiconductor package is disclosed, including a chip carrier; at least a semiconductor chip mounted and electrically connected to the chip carrier; and a heat dissipating member mounted on the semiconductor chip with a thermal interface material (TIM) interposed therebetween, wherein the TIM is provided with a plurality of fillers for supporting the TIM at an appropriate height, thereby preventing the TIM from being wetted so as to avoid collapsing and overflow of the TIM as a result of wetting problem.Type: ApplicationFiled: January 8, 2008Publication date: July 10, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Liang-Yi Hung, Yu-Po Wang, Cheng-Hsu Hsiao
-
Publication number: 20080160678Abstract: A semiconductor package and a method for fabricating the same are proposed. A substrate having a first circuit layer, a second circuit layer, and a core layer formed between the first and second circuit layers is provided. At least one second opening is formed on the second circuit layer. At least one first opening is formed on the first circuit layer corresponding to the second opening. A plurality of finger holes corresponding to bond fingers on the first circuit layer are formed in the core layer. A through opening is formed in the core layer and communicates with the first and second openings. At least one chip is mounted on the first circuit layer and covers the first opening, with its active surface being exposed to the first opening. An encapsulant is formed to fill the first and second openings and the through opening and encapsulate the chip.Type: ApplicationFiled: January 24, 2007Publication date: July 3, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Yu-Po Wang, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Publication number: 20080150128Abstract: A heat dissipating chip structure and a fabrication method thereof and a package having the same are provided. The fabrication method mainly includes: forming a metal layer on an non-active surface of a wafer having a plurality of chips with the metal layer thereof providing a better solder bonding with a thermal interface material at positions corresponding to centers of each chips, and not being disposed on the cutting paths between the chips to prevent crack and peel off during the cutting. Further, when the chips are subsequently mounted on a chip carrier and further attached to a heat dissipating sheet with another metal layer on a surface thereof with the thermal interface material (TIM), with different surface areas of the metal layers formed on the heat dissipating sheet and the chip, an inward and downward force is generated in the TIM to limit an wetting area.Type: ApplicationFiled: December 21, 2007Publication date: June 26, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Liang-Yi Hung, Yu-Po Wang, Cheng-Hsu Hsiao
-
Publication number: 20080108182Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: ApplicationFiled: October 30, 2007Publication date: May 8, 2008Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chien Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Patent number: 7361846Abstract: A high electrical performance semiconductor package is proposed. A carrier is provided having a first surface, an opposite second surface, and conductive vias for electrically connecting the first surface to the second surface. A chip is attached to the first surface of the carrier. A plurality of via lands are disposed peripherally on the first surface of the carrier and electrically connected to the vias. A plurality of conductive regions are disposed on the second surface of the carrier and electrically connected to the vias. A plurality of fingers are disposed around the chip and electrically connected to the via lands by conductive traces formed on the first surface of the carrier. A plurality of bonding wires electrically connect the chip to the fingers. Lengths of the wires for transmitting differential pair signals are substantially equal, and lengths of the traces for transmitting the differential pair signals are substantially equal.Type: GrantFiled: October 26, 2004Date of Patent: April 22, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Wen-Jung Chiang, Chien-Te Chen, Yu-Po Wang
-
Publication number: 20080088011Abstract: A semiconductor package on which a semiconductor device can be stacked and fabrication method thereof are provided. The fabrication method includes the steps of mounting and electrically connecting at least one semiconductor chip on the substrate, mounting an electrical connecting structure consisting of an upper layer circuit board and a lower layer circuit board on the substrate and electrically connecting the electrical connecting structure to the substrate, where the semiconductor chip is received in a receiving space formed in the electrical connecting structure; forming an encapsulant on the substrate encapsulating the semiconductor chip and the electrical connecting structure, and after the encapsulant is formed, exposing top surface of the upper layer circuit board with a plurality of solder pads from the encapsulant to allow at least one semiconductor device to electrically connect the upper layer circuit board so as to form a stack structure.Type: ApplicationFiled: October 12, 2007Publication date: April 17, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Han-Ping Hu, Chien-Ping Huang, Chih-Ming Huang, Yu-Po Wang, Cheng-Hsu Hsiao
-
Patent number: 7354796Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: GrantFiled: June 22, 2007Date of Patent: April 8, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Patent number: 7342318Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: GrantFiled: April 21, 2005Date of Patent: March 11, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Publication number: 20080017983Abstract: The present invention discloses a flip-chip semiconductor package and a chip carrier thereof. The chip carrier includes a groove formed around a chip-mounting area. The groove may be formed along a periphery of the chip-mounting area or at corners thereof. The groove is filled with a filler of low Young's modulus so as to absorb and eliminate thermal stress, thereby preventing delamination between an underfill and a flip chip mounted on the chip-mounting area.Type: ApplicationFiled: July 20, 2007Publication date: January 24, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Yuan-Lin Tzeng, Nai-Hao Kao, Jeng-Yuan Lai, Yu-Po Wang, Cheng-Hsu Hsiao
-
Publication number: 20070273026Abstract: A semiconductor package substrate is provided, which includes a substrate body having a plurality of conductive through holes formed therein, wherein at least two adjacent conductive through holes are formed as a differential pair, each of which has a ball pad formed at an end thereof; and at least one electrically integrated layer formed in the substrate body, and having an opening corresponding to the two adjacent conductive through holes formed as the differential pair and the ball pads thereof. Thus, the spacing between the conductive through holes and the electrically integrated layer and the spacing between the ball pads can be enlarged by the opening, so as to balance the impedance match.Type: ApplicationFiled: February 2, 2007Publication date: November 29, 2007Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Hsieh-Tsung Tien, Wen-Jung Chiang, Yu-Po Wang, Cheng-Hsu Hsiao, Sen-Yen Yang
-
Publication number: 20070249101Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: ApplicationFiled: June 22, 2007Publication date: October 25, 2007Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chien Huang, Yu-Po Wang, Chih-Ming Huang
-
Patent number: 7271493Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: GrantFiled: April 21, 2005Date of Patent: September 18, 2007Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Publication number: 20070181990Abstract: A stacked semiconductor structure and fabrication method thereof are provided. The method includes mounting and connecting electrically a semiconductor chip to a first substrate, mounting on the first substrate a plurality of supporting members corresponding in position to a periphery of the semiconductor chip, mounting a second substrate having a first surface partially covered with a tape and a second surface opposite to the first surface on the supporting members via the second surface, connecting electrically the first and second substrates by bonding wires, forming on the first substrate an encapsulant for encapsulating the semiconductor chip, the supporting members, the second substrate, the bonding wires, and the tape with an exposed top surface, and removing the tape to expose the first surface of the second substrate and allow an electronic component to be mounted thereon. The present invention prevents reflow-induced contamination, spares a special mold, and eliminates flash.Type: ApplicationFiled: November 1, 2006Publication date: August 9, 2007Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Chih-Ming Huang, Han-Ping Pu, Yu-Po Wang, Cheng-Hsu Hsiao
-
Publication number: 20070164386Abstract: A semiconductor device and the fabrication method thereof are provided.Type: ApplicationFiled: December 28, 2006Publication date: July 19, 2007Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Cheng-Yi Chang, Chien-Ping Huang, Yu-Po Wang, Chih-Ming Huang, Cheng-Hsu Hsiao
-
Publication number: 20070158861Abstract: A semiconductor package with build-up layers formed on a chip and a fabrication method of the semiconductor package are provided. A chip with a plurality of conductive bumps formed on bond pads thereof is received within a cavity of a carrier, and a dielectric layer encapsulates the conductive bumps whose ends are exposed. A plurality of conductive traces are formed on the dielectric layer and electrically connected to the ends of the conductive bumps. A solder mask layer is applied over the conductive traces and formed with openings via which predetermined portions of the conductive traces are exposed and bonded to a plurality of solder balls. Thereby, positions of the bond pads are easily recognized and distinguished by the exposed ends of the conductive bumps, making the conductive traces capable of being well electrically connected through the conductive bumps to the bond pads to improve yield of the fabricated packages.Type: ApplicationFiled: March 1, 2007Publication date: July 12, 2007Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Yu-Po Wang
-
Publication number: 20070096336Abstract: A semiconductor package and a substrate structure thereof are provided. A solder mask layer applied on the substrate structure is formed with outwardly extended openings corresponding to corner portions of a chip mounting area of the substrate structure. When a flip-chip semiconductor chip is mounted on the chip mounting area and an underfilling process is performed, an underfill material can fill a gap between the flip-chip semiconductor chip and the substrate structure, and effectively fill the outwardly extended openings of the solder mask layer corresponding to the corner portions of the chip mounting area so as to provide sufficient protection for corners of the flip-chip semiconductor chip and prevent delamination at the corners of the flip-chip semiconductor chip during a subsequent thermal cycle.Type: ApplicationFiled: April 25, 2006Publication date: May 3, 2007Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Wen-Hao Lee, Yu-Po Wang, Cheng-Hsu Hsiao
-
Patent number: 7205642Abstract: A semiconductor package and a method for fabricating the same are proposed. A substrate having a first circuit layer, a second circuit layer, and a core layer formed between the first and second circuit layers is provided. At least one second opening is formed on the second circuit layer. At least one first opening is formed on the first circuit layer corresponding to the second opening. A plurality of finger holes corresponding to bond fingers on the first circuit layer are formed in the core layer. A through opening is formed in the core layer and communicates with the first and second openings. At least one chip is mounted on the first circuit layer and covers the first opening, with its active surface being exposed to the first opening. An encapsulant is formed to fill the first and second openings and the through opening and encapsulate the chip.Type: GrantFiled: October 22, 2004Date of Patent: April 17, 2007Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Yu-Po Wang, Chien-Ping Huang, Cheng-Hsu Hsiao